

# Intel® Desktop Board D945GSEJT Technical Product Specification

April 2009

Order Number: E62862-001US

# **Revision History**

| Revision | Revision History   | Date       |
|----------|--|------------|
| -001     | First release of the Intel <sup>®</sup> Desktop Board D945GSEJT Technical Product Specification. | April 2009 |

This product specification applies to only the standard Intel<sup>®</sup> Desktop Board D945GSEJT with BIOS identifier JT94510H.86A.

Changes to this specification will be published in the Intel Desktop Board D945GSEJT Specification Update before being incorporated into a revision of this document.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel® Desktop Boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel, the Intel logo, and Intel Atom are trademarks of Intel Corporation in the United States and other countries.

\* Other names and brands may be claimed as the property of others.

Copyright © 2009, Intel Corporation. All rights reserved.

# **Preface**

This Technical Product Specification (TPS) specifies the board layout, components, connectors, power and environmental requirements, and the BIOS for the Intel® Desktop Board D945GSEJT. It describes the standard product and available manufacturing options.

# **Intended Audience**

The TPS is intended to provide detailed, technical information about the Intel Desktop Board D945GSEJT and its components to the vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically not intended for general audiences.

# **What This Document Contains**

| Chapter | Description  |  |
|---------|--|--|
| 1       | A description of the hardware used on the board                      |  |
| 2       | A map of the resources of the board                                  |  |
| 3       | The features supported by the BIOS Setup program                     |  |
| 4       | A description of the BIOS error messages, beep codes, and POST codes |  |
| 5       | Regulatory compliance and battery disposal information               |  |

# **Typographical Conventions**

This section contains information about the conventions used in this specification. Not all of these symbols and abbreviations appear in all specifications of this type.

# Notes, Cautions, and Warnings



Notes call attention to important information.

# **★** INTEGRATOR'S NOTES

Integrator's notes are used to call attention to information that may be useful to system integrators.



# **!** CAUTION

Cautions are included to help you avoid damaging hardware or losing data.

# **Other Common Notation**

| #         | Used after a signal name to identify an active-low signal (such as USBP0#)                                     |
|-----------|--|
| GB        | Gigabyte (1,073,741,824 bytes)   |
| GB/sec    | Gigabytes per second   |
| Gbit      | Gigabit (1,073,741,824 bits)   |
| KB        | Kilobyte (1024 bytes)  |
| Kbit      | Kilobit (1024 bits)  |
| kbits/sec | 1000 bits per second   |
| MB        | Megabyte (1,048,576 bytes)   |
| MB/sec    | Megabytes per second   |
| Mbit      | Megabit (1,048,576 bits)   |
| Mbit/sec  | Megabits per second  |
| xxh       | An address or data value ending with a lowercase h indicates a hexadecimal value.                              |
| x.x V     | Volts. Voltages are DC unless otherwise specified.   |
| *         | This symbol is used to indicate third-party brands and names that are the property of their respective owners. |

# **Contents**

| 1 | Pro  | duct [  | Description                              |     |
|---|------|---------|--|-----|
|   | 1.1  | Overvie | ew                                       | . 9 |
|   |      | 1.1.1   | Feature Summary                          | . 9 |
|   |      | 1.1.2   | Board Layout                             | 11  |
|   |      | 1.1.3   | Block Diagram                            | 13  |
|   | 1.2  | Online  | Support                                  |     |
|   | 1.3  | Process | sor                                      | 14  |
|   | 1.4  | System  | n Memory                                 | 15  |
|   | 1.5  | Mobile  | Intel® 945GSE Chipset                    | 16  |
|   |      | 1.5.1   | Intel 945GSE Graphics Subsystem          | 16  |
|   |      | 1.5.2   | USB                                      |     |
|   |      | 1.5.3   | ATA Support                              |     |
|   | 1.6  | Real-Ti | me Clock Subsystem                       |     |
|   |      |         | I/O Controller                           |     |
|   |      | 1.7.1   | Serial Ports                             |     |
|   |      | 1.7.2   | Parallel Port                            |     |
|   |      | 1.7.3   | PS/2 Keyboard Interface                  |     |
|   | 1.8  | Audio S | Subsystem                                |     |
|   |      | 1.8.1   |  | 22  |
|   |      | 1.8.2   | Audio Connectors and Headers             |     |
|   | 1.9  | LAN Su  | ıbsystem                                 |     |
|   |      | 1.9.1   | LAN Subsystem Drivers                    |     |
|   |      | 1.9.2   | RJ-45 LAN Connector with Integrated LEDs |     |
|   | 1.10 | Hardwa  | are Management Subsystem                 |     |
|   |      |         | Hardware Monitoring                      |     |
|   |      |         | Thermal Monitoring                       |     |
|   | 1.11 |         | Management                               |     |
|   |      |         | ACPI                                     |     |
|   |      |         | Hardware Support                         |     |
|   |      | 1.11.3  | • •                                      |     |
| 2 | Tac  |         | I Reference                              |     |
| _ |      |         | у Мар                                    | 22  |
|   | 2.1  |         |  |     |
|   | 2 2  |         | Addressable Memory                       |     |
|   | 2.2  | 2.2.1   | ctors and Headers                        |     |
|   |      |         | Back Panel                               |     |
|   | 2 2  | 2.2.2   | Component-side Connectors and Headers    |     |
|   | 2.3  |         | Configuration Jumper Block               |     |
|   | 2.4  |         | nical Considerations                     |     |
|   |      | 2.4.1   | Form Factor                              | 51  |

# **Intel Desktop Board D945GSEJT Technical Product Specification**

|   | 2.5 | Electrical Considerations                                   |    |
|---|-----|---|----|
|   |     | 2.5.1 Power Supply Considerations                           |    |
|   |     | 2.5.2 Fan Header Current Capability                         | 52 |
|   |     | 2.5.3 Add-in Board Considerations                           |    |
|   |     | Thermal Considerations                                      |    |
|   | 2.7 | Power Consumption   |    |
|   |     | 2.7.1 Minimum Load Configuration                            |    |
|   |     | 2.7.2 Maximum Load Configuration                            |    |
|   | 2.8 | Reliability   | 56 |
|   | 2.9 | Environmental   | 57 |
| 3 | Ove | erview of BIOS Features                                     |    |
|   | 3.1 | Introduction  | 59 |
|   | 3.2 | BIOS Flash Memory Organization                              |    |
|   | 3.3 | Resource Configuration                                      |    |
|   |     | 3.3.1 PCI* Autoconfiguration                                |    |
|   | 3.4 | System Management BIOS (SMBIOS)                             |    |
|   |     | Legacy USB Support  |    |
|   |     | BIOS Updates  |    |
|   |     | 3.6.1 BIOS Recovery   |    |
|   |     | 3.6.2 Custom Splash Screen                                  |    |
|   | 3.7 | Boot Options  |    |
|   |     | 3.7.1 CD-ROM Boot   | 64 |
|   |     | 3.7.2 Network Boot  | 64 |
|   |     | 3.7.3 Booting Without Attached Devices                      | 65 |
|   |     | 3.7.4 Changing the Default Boot Device During POST          | 65 |
|   | 3.8 | BIOS Security Features                                      | 66 |
| 4 | Boa | ard Status and Error Messages                               |    |
|   | 4.1 | Front-panel Power LED Blink and Internal Speaker Beep Codes | 67 |
|   | 4.2 | BIOS Error Messages   |    |
|   | 4.3 | Port 80h POST Codes   |    |
| _ |     |   | •  |
| 5 |     | gulatory Compliance and Battery Disposal Information        |    |
|   | 5.1 | Regulatory Compliance                                       |    |
|   |     | 5.1.1 Safety Standards                                      |    |
|   |     | 5.1.2 European Union Declaration of Conformity Statement    |    |
|   |     | 5.1.3 Product Ecology Statements                            |    |
|   |     | 5.1.4 EMC Regulations                                       |    |
|   |     | 5.1.5 Product Certification Markings (Board Level)          |    |
|   | 5.2 | Battery Disposal Information                                | 81 |

| Fi | gure   | es   |  |
|----|--|--|--|
|    | 1-1.<br>1-2.<br>1-3.<br>1-4.<br>1-5.<br>2-1.<br>2-2.<br>2-3.<br>2-4.<br>2-5.<br>2-6.<br>2-7. | Major Board Components Block Diagram  LAN Connector LED Locations Thermal Sensors and Fan Headers Location of the Standby Power Indicator LED Detailed System Memory Address Map Back Panel Connectors Back Panel Connectors Component-side Connectors and Headers Connection Diagram for Front Panel Header Connection Diagram for Front Panel USB Header Connection Diagram for Front Panel USB Header (with Intel Z-U130 USB Solid-State Drive, or Compatible Device, Support) Location of the BIOS Configuration Jumper Block Board Dimensions | 13<br>24<br>25<br>31<br>34<br>37<br>38<br>39<br>46<br>48<br>49<br>51 |
|    | 2-10   | . Localized High Temperature Zones   | 54   |
| Ta | ables  | 5  |  |
|    | 1.   | Feature Summary  | 9  |
|    | 2.   | Board Components Shown in Figure 1-1   | 12   |
|    | 3.   | Supported Memory Configurations  |  |
|    | 4.   | Audio Jack Retasking Support   |  |
|    | 5.   | LAN Connector LED States   |  |
|    | 6.   | Effects of Pressing the Power Switch   |  |
|    | 7.<br>8.   | Power States and Targeted System Power   |  |
|    | o.<br>9.   | ENERGY STAR Requirements   |  |
|    | 9.<br>10.  | System Memory Map  |  |
|    | 11.  | Component-side Connectors and Headers Shown in Figure 2-4  |  |
|    | 12.  | Serial Port Header (COM 1 and COM 2)   |  |
|    |  | PS/2 Keyboard Port Header  |  |
|    | 14.  | PATA Connector (44-Pin)  | 41   |
|    | 15.  | Chassis Fan Header   |  |
|    | 16.  | Chassis Intrusion Header   |  |
|    | 17.  |  |  |
|    |  | SATA Power Connector   |  |
|    | 19.  | Parallel Port Header   |  |
|    | 20.  | Front Panel Wireless Activity LED Header   |  |
|    | 21.  | S/PDIF Header  |  |
|    | 22.  | Internal Mono Speaker Header   |  |
|    | 23.  | Front Panel Audio Header for AC /07 Audio  |  |
|    | 24.  | Front Panel Audio Header for AC '97 Audio  |  |
|    |  | ATX12V Power Connector   |  |
|    | 26.  | Front Panel Header   | 46   |

# **Intel Desktop Board D945GSEJT Technical Product Specification**

| 27. | States for a One-Color Power LED                            | . 47 |
|-----|---|------|
| 28. | BIOS Configuration Jumper Settings                          | . 50 |
| 29. | Fan Header Current Capability                               |      |
| 30. | · · · · · · · · · · · · · · · · · · ·                       |      |
| 31. | Minimum Load Configuration Current and Power Results        | . 55 |
| 32. | Maximum Load Configuration Current and Power Results        | . 56 |
| 33. | Intel Desktop Board D945GSEJT Environmental Specifications  | . 57 |
| 34. | BIOS Setup Program Menu Bar                                 | . 60 |
| 35. | BIOS Setup Program Function Keys                            | . 60 |
| 36. | Acceptable Drives/Media Types for BIOS Recovery             | . 63 |
| 37. | Boot Device Menu Options                                    | . 65 |
| 38. | Supervisor and User Password Functions                      | . 66 |
| 39. | Front-panel Power LED Blink and Internal Speaker Beep Codes | . 67 |
| 40. | BIOS Error Messages   | . 67 |
| 41. | Port 80h POST Code Ranges                                   | . 68 |
| 42. | Port 80h POST Codes   | . 69 |
| 43. | Typical Port 80h POST Sequence                              | . 72 |
| 44. | Safety Standards  | . 73 |
| 45. | Lead-Free Board Markings                                    | . 78 |
| 46. | EMC Regulations   | . 79 |
| 47. | Product Certification Markings                              | . 80 |

# **1** Product Description

# 1.1 Overview

# **1.1.1** Feature Summary

Table 1 summarizes the major features of Intel Desktop Board D945GSEJT.

**Table 1. Feature Summary** 

| Form Factor  | 20 mm-thin mini-ITX, (6.7 inches by 6.7 inches [170 millimeters by  |
|--|---|
|  | 170 millimeters]) compatible with microATX  |
| Processor  | Passively-cooled, soldered-down Single-Core Intel® Atom™ processor N270   |
| <ul> <li>One 200-pin Double Data Rate 2 (DDR2) Small Outline Dual Inline Mem Module (SO-DIMM) socket with gold-plated contacts</li> <li>Support for DDR2 533 MHz SO-DIMMs (DDR2 800 MHz and DDR2 667 validated to run at 533 MHz only)</li> <li>Support for up to 2 GB of system memory</li> </ul> |   |
| Chipset  Passively cooled, mobile Intel® 945GSE Express Chipset, consisting of  Intel® 82945GSE Graphics and Memory Controller Hub (GMCH)  Intel® 82801GBM I/O Controller Hub (ICH7-M)   |   |
| Audio  | Multi-streaming 2+2 channel audio subsystem with S/PDIF and internal mono speaker support based on the Realtek* ALC662 high definition audio codec  |
| Internal Graphics  | Intel® GMA950 onboard graphics subsystem with support for:  • Analog displays (VGA)  • Digital displays (DVI-D)   |
| Legacy I/O Control   | Winbond W83627DHG-A based Legacy I/O controller for hardware management, serial, parallel, and PS/2* ports  |
| Peripheral<br>Interfaces   | <ul> <li>Seven USB 2.0 ports:         <ul> <li>Three back panel ports</li> <li>Four front panel ports (via two internal headers; one header supports an Intel® Z-U130 USB Solid-State Drive (or compatible device)</li> </ul> </li> <li>Two Serial ATA (SATA) 3.0 Gb/s connectors (supporting IDE and AHCI)</li> <li>One SATA device power connector</li> <li>One Parallel ATA (PATA) 44-pin connector with ATA-100/66 support</li> <li>One parallel port header</li> <li>Two serial port headers</li> <li>One PS/2* keyboard header</li> </ul> |
| LAN Support  | 10/100/1000 Mbits/sec LAN subsystem using a Realtek 8111DL Gigabit Ethernet Controller  |

continued

# **Intel Desktop Board D945GSEJT Technical Product Specification**

**Table 1. Feature Summary** (continued)

| BIOS  Intel® BIOS (resident in the SPI Flash device) Support for Advanced Configuration and Power Interface (ACPI), Plug and Play, and SMBIOS  Instantly Available PC Technology Support for PCI* Local Bus Specification Revision 2.3 Suspend to RAM support Wake on PCI, PCI Express*, PS/2, serial, front panel, USB ports, and LAN  Expansion Capabilities One PCI Conventional bus connector PCI Express Full-Mini Card slot Hardware Monitor Subsystem Hardware monitoring through the Windbond I/O controller Voltage sense to detect out of range power supply voltages Thermal sense to detect out of range thermal values One fan header One fan sense input used to monitor fan activity Fan speed control  Power Integrated DC-to-DC circuitry 12 VDC jack on back panel for external power supply ATX12V 2 x 2 power connector for alternate internal power supply |  |  |  |
|---|--|--|--|
| Instantly Available PC Technology  Support for PCI* Local Bus Specification Revision 2.3 Suspend to RAM support Wake on PCI, PCI Express*, PS/2, serial, front panel, USB ports, and LAN  Expansion Capabilities One PCI Conventional bus connector PCI Express Full-Mini Card slot  Hardware Monitor Subsystem Hardware monitoring through the Windbond I/O controller Voltage sense to detect out of range power supply voltages Thermal sense to detect out of range thermal values One fan header One fan sense input used to monitor fan activity Fan speed control  Power  Integrated DC-to-DC circuitry 12 VDC jack on back panel for external power supply  | • Intel® BIOS (resident in the SPI Flash device) |  |  |
| Suspend to RAM support     Wake on PCI, PCI Express*, PS/2, serial, front panel, USB ports, and LAN      One PCI Conventional bus connector     PCI Express Full-Mini Card slot      Hardware Monitor Subsystem     Voltage sense to detect out of range power supply voltages     Thermal sense to detect out of range thermal values     One fan header     One fan sense input used to monitor fan activity     Fan speed control  Power     Integrated DC-to-DC circuitry     12 VDC jack on back panel for external power supply   |  | 1 11   |  |
| Wake on PCI, PCI Express*, PS/2, serial, front panel, USB ports, and LAN      One PCI Conventional bus connector     PCI Express Full-Mini Card slot      Hardware Monitor Subsystem     Voltage sense to detect out of range power supply voltages     Thermal sense to detect out of range thermal values     One fan header     One fan sense input used to monitor fan activity     Fan speed control  Power     Integrated DC-to-DC circuitry     12 VDC jack on back panel for external power supply  | Instantly Available                              | Support for PCI* Local Bus Specification Revision 2.3                      |  |
| Expansion Capabilities  One PCI Conventional bus connector PCI Express Full-Mini Card slot  Hardware Monitor Subsystem  Hardware monitoring through the Windbond I/O controller Voltage sense to detect out of range power supply voltages Thermal sense to detect out of range thermal values One fan header One fan sense input used to monitor fan activity Fan speed control  Power  Integrated DC-to-DC circuitry 12 VDC jack on back panel for external power supply  | PC Technology                                    | Suspend to RAM support   |  |
| Capabilities  PCI Express Full-Mini Card slot  Hardware Monitor Subsystem  Hardware monitoring through the Windbond I/O controller  Voltage sense to detect out of range power supply voltages  Thermal sense to detect out of range thermal values  One fan header  One fan sense input used to monitor fan activity  Fan speed control  Power  Integrated DC-to-DC circuitry  12 VDC jack on back panel for external power supply   |  | • Wake on PCI, PCI Express*, PS/2, serial, front panel, USB ports, and LAN |  |
| Hardware Monitor Subsystem  Hardware monitoring through the Windbond I/O controller Voltage sense to detect out of range power supply voltages Thermal sense to detect out of range thermal values One fan header One fan sense input used to monitor fan activity Fan speed control  Power  Integrated DC-to-DC circuitry 12 VDC jack on back panel for external power supply  | Expansion  | One PCI Conventional bus connector   |  |
| Voltage sense to detect out of range power supply voltages     Thermal sense to detect out of range thermal values     One fan header     One fan sense input used to monitor fan activity     Fan speed control  Power     Integrated DC-to-DC circuitry     12 VDC jack on back panel for external power supply   | Capabilities                                     | PCI Express Full-Mini Card slot  |  |
| Thermal sense to detect out of range thermal values One fan header One fan sense input used to monitor fan activity Fan speed control  Integrated DC-to-DC circuitry 12 VDC jack on back panel for external power supply  | Hardware Monitor                                 | Hardware monitoring through the Windbond I/O controller                    |  |
| One fan header     One fan sense input used to monitor fan activity     Fan speed control  Power     Integrated DC-to-DC circuitry     12 VDC jack on back panel for external power supply  | Subsystem  | Voltage sense to detect out of range power supply voltages                 |  |
| One fan sense input used to monitor fan activity Fan speed control  Integrated DC-to-DC circuitry 12 VDC jack on back panel for external power supply   |  | Thermal sense to detect out of range thermal values                        |  |
| Fan speed control     Integrated DC-to-DC circuitry     12 VDC jack on back panel for external power supply   |  | One fan header   |  |
| Power  Integrated DC-to-DC circuitry  12 VDC jack on back panel for external power supply   | One fan sense input used to monitor fan activity |  |  |
| 12 VDC jack on back panel for external power supply   |  | Fan speed control  |  |
|   | Power  | Integrated DC-to-DC circuitry  |  |
| ATX12V 2 x 2 power connector for alternate internal power supply  |  | 12 VDC jack on back panel for external power supply                        |  |
|   |  | ATX12V 2 x 2 power connector for alternate internal power supply           |  |

# 1.1.2 Board Layout

Figure 1-1 shows the location of the major components.




Figure 1-1. Major Board Components

Table 2 lists the components identified in Figure 1-1.

Table 2. Board Components Shown in Figure 1-1

| There / collect                 |   |  |
|---------------------------------|---|--|
| Item/callout<br>from Figure 1-1 | Description   |  |
| Α                               | Back panel connectors   |  |
| В                               | +12 V internal power connector (ATX12V)   |  |
| С                               | SO-DIMM socket  |  |
| D                               | Intel 82945GSE GMCH   |  |
| E                               | Intel Atom processor  |  |
| F                               | Serial port header (COM 2)  |  |
| G                               | Serial port header (COM 1)  |  |
| Н                               | PS/2 keyboard port header   |  |
| I                               | Reserved  |  |
| J                               | PATA connector (44-pin)   |  |
| K                               | Reserved  |  |
| L                               | Chassis fan header  |  |
| M                               | Chassis intrusion header  |  |
| N                               | SATA connector 0  |  |
| 0                               | Intel 82801GBM I/O Controller Hub (ICH7-M)  |  |
| Р                               | SATA power connector  |  |
| Q                               | SATA connector 1  |  |
| R                               | Parallel port header  |  |
| S                               | Battery   |  |
| T                               | Reserved  |  |
| U                               | Reserved  |  |
| V                               | Front panel header  |  |
| W                               | Front panel wireless activity LED header  |  |
| X                               | PCI Express Mini Card connector   |  |
| Υ                               | BIOS Setup configuration jumper block   |  |
| Z                               | PCI Conventional bus add-in card connector  |  |
| AA                              | S/PDIF header   |  |
| ВВ                              | Front panel USB header  |  |
| CC                              | Internal mono speaker header  |  |
| DD                              | Front panel audio header  |  |
| EE                              | Front panel USB header (with Intel Z-U130 USB Solid-State Drive, or compatible device, support) |  |

# 1.1.3 Block Diagram

Figure 1-2 is a block diagram of the major functional areas.




Figure 1-2. Block Diagram

# 1.2 Online Support

| To find information about                                      | Visit this World Wide Web site:                               |  |
|--|---|--|
| Intel Desktop Board D945GSEJT                                  | http://www.intel.com/products/motherboard/D945GSEJT/index.htm |  |
| Desktop Board Support  | http://support.intel.com/support/motherboards/desktop         |  |
| Available configurations for the Intel Desktop Board D945GSEJT | http://www.intel.com/products/motherboard/D945GSEJT/index.htm |  |
| Chipset information  | http://www.intel.com/design/chipsets/embedded/945gse/         |  |
| BIOS and driver updates  | http://downloadcenter.intel.com                               |  |
| Integration information  | http://www.intel.com/support/go/buildit                       |  |

# 1.3 Processor

The board is designed to support a single-core Intel Atom processor N270 soldered down.



### **NOTE**

The board is designed to be passively cooled in a properly ventilated chassis. Chassis venting locations are recommended above the processor heatsink area for maximum heat dissipation effectiveness.

# **★** INTEGRATOR'S NOTE

The board may be powered by using an external 12 VDC or internal ATX12V-compliant power supply. Use of an external 12 VDC power supply is preferred.

| For information about   | Refer to                 |
|-------------------------|--------------------------|
| Power supply connectors | Section 2.2.2.3, page 45 |

# 1.4 System Memory

The board has one 200-pin DDR2 SO-DIMM socket and supports the following memory features:

- DDR2 SDRAM SO-DIMMs with gold-plated contacts
- Unbuffered, single-sided or double-sided SO-DIMMs
- 2 GB maximum total system memory
- Minimum total system memory: 256 MB
- Non-ECC SO-DIMMs
- Serial Presence Detect
- DDR2 533 MHz SDRAM SO-DIMMs (DDR2 800 MHz and DDR2 667 MHz validated to run at 533 MHz only)



### NOTE

Due to passively-cooled thermal constraints, system memory must have an operating temperature rating of 85 °C.

The board is designed to be passively cooled in a properly ventilated chassis. Chassis venting locations are recommended above the system memory area for maximum heat dissipation effectiveness.



### **NOTE**

To be fully compliant with all applicable DDR2 SDRAM memory specifications, the board should be populated with SO-DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, performance and reliability may be impacted or the SO-DIMMs may not function under the determined frequency.

Table 3 lists the supported SO-DIMM configurations.

**Table 3. Supported Memory Configurations** 

| SO-DIMM<br>Capacity | Configuration | SDRAM<br>Density | SDRAM Organization<br>Front-side/Back-side | Number of SDRAM<br>Devices |
|---------------------|---------------|------------------|--|----------------------------|
| 256 MB              | SS            | 256 Mbit         | 32 M x 8/empty                             | 8                          |
| 256 MB              | SS            | 512 Mbit         | 32 M x 16/empty                            | 4                          |
| 512 MB              | DS            | 256 Mbit         | 32 M x 8/32 M x 8                          | 16                         |
| 512 MB              | SS            | 512 Mbit         | 64 M x 8/empty                             | 8                          |
| 512 MB              | SS            | 1 Gbit           | 64 M x 16/empty                            | 4                          |
| 1024 MB             | DS            | 512 Mbit         | 64 M x 8/64 M x 8                          | 16                         |
| 1024 MB             | SS            | 1 Gbit           | 128 M x 8/empty                            | 8                          |
| 2048 MB             | DS            | 1 Gbit           | 128 M x 8/128 M x 8                        | 16                         |

Note: In the second column, "DS" refers to double-sided memory modules (containing two rows of SDRAM) and "SS" refers to single-sided memory modules (containing one row of SDRAM).

# 1.5 Mobile Intel® 945GSE Chipset

The Mobile Intel 945GSE chipset consists of the following devices:

- Intel 82945GSE Graphics and Memory Controller Hub (GMCH) with Direct Media Interface (DMI) interconnect
- Intel 82801GBM I/O Controller Hub (ICH7-M) with DMI interconnect

The GMCH component provides interfaces to the CPU, memory, and the DMI interconnect. The component also provides integrated graphics capabilities supporting 3D, 2D, and display capabilities. The ICH7-M is a centralized controller for the board's I/O paths.



### **NOTE**

The board is designed to be passively cooled in a properly ventilated chassis. Chassis venting locations are recommended above the GMCH heatsink area for maximum heat dissipation effectiveness.

| For information about         | Refer to  |
|-------------------------------|---|
| The Intel 945GSE chipset      | http://www.intel.com/design/chipsets/embedded/945gse/ |
| Resources used by the chipset | Chapter 2   |

# 1.5.1 Intel 945GSE Graphics Subsystem

# 1.5.1.1 Intel® GMA950 Graphics Controller

The Intel GMA950 graphics controller features the following:

- 166 MHz core frequency
- High performance 3-D setup and render engine
- High quality texture engine
  - DX9\* Compliant Hardware Pixel Shader 2.0
  - Alpha and luminance maps
  - Texture color-keying/chroma-keying
  - Cubic environment reflection mapping
  - Enhanced texture blending functions
- 3D Graphics Rendering enhancements
  - 1.3 Dual Texture GigaPixel/Sec Fill Rate
  - 16 and 32 bit color
  - Maximum 3D supported resolution of 1600 x 1200 x 32 at 85 Hz
  - Vertex cache
  - Anti-aliased lines
  - OpenGL\* version 1.4 support with vertex buffer and EXT\_Shadow extensions

- 2D Graphics enhancements
  - 8, 16, and 32 bit color
  - Optimized 256-bit BLT engine
  - Color space conversion
  - Anti-aliased lines
- Video
  - Hardware motion compensation for MPEG2
  - Software DVD at 30 fps full screen
- Intel<sup>®</sup> Zoom Utility

| For information about                     | Refer to             |
|---|----------------------|
| Obtaining graphics software and utilities | Section 1.2, page 14 |

### 1.5.1.2 Video Memory Allocation

Video memory is allocated from the total available system memory for the efficient balancing of 2-D/3-D graphics performance and overall system performance. Dynamic allocation of system memory to video memory is as follows:

- 256 MB total RAM results in 32 MB video RAM
- 512 MB total RAM results in 64 MB video RAM
- 1 GB total RAM results in 128 MB video RAM
- 2 GB total RAM results in 224 MB video RAM

### 1.5.1.3 Analog Display (VGA)

The VGA port supports analog displays. The maximum supported resolution is  $2048 \times 1536$  (QXGA) at a 75 Hz refresh rate.

# 1.5.1.4 Digital Visual Interface (DVI)

The DVI-D port supports digital DVI displays. The maximum supported resolution is  $1600 \times 1200$  (UXGA). The DVI port is compliant with the DVI 1.0 specification.

### 1.5.2 USB

The board supports up to seven USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers.

ICH7-M provides the USB controllers for all USB ports. The port arrangement is as follows:

- Three ports are implemented through a single vertical and a dual-port horizontal connector on the back panel
- Four ports are routed to two separate front panel USB headers



### **NOTE**

One of the front panel USB headers supports an Intel Z-U130 USB Solid-State Drive (or compatible device).

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.

| For information about                                | Refer to            |  |
|--|---------------------|--|
| The location of the USB connectors on the back panel | Figure 2-2, page 37 |  |
| The location of the front panel USB headers          | Figure 2-4, page 39 |  |

# 1.5.3 ATA Support

The board provides three ATA interface connectors:

- One PATA connector that supports two devices
- Two SATA connectors that support one device per connector

### 1.5.3.1 PATA Interface

The ICH7-M's PATA controller has one bus-mastering PATA interface that is accessible through a 44-pin connector that is compatible with 2.5 or 3.5 inch PATA hard drives (including 2.5 inch hard drive power support). The PATA interface supports the following modes:

- Programmed I/O (PIO): processor controls data transfer.
- 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
- Ultra DMA: DMA protocol on ATA bus supporting host and target throttling and transfer rates of up to 33 MB/sec.
- ATA-66: DMA protocol on ATA bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
- ATA-100: DMA protocol on ATA bus allows host and target throttling. The ICH7-M's ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.



### NOTE

ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling.

The PATA interface also supports ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes.

The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS.

| For information about              | Refer to            |
|------------------------------------|---------------------|
| The location of the PATA connector | Figure 2-4, page 39 |

### 1.5.3.2 SATA Interfaces

The ICH7-M's SATA controller offers two independent SATA ports with a theoretical maximum transfer rate of 3.0 Gbits/sec on each port. One device can be installed on each port for a maximum of two SATA devices. A point-to-point interface is used for host to device connections, unlike PATA which supports a master/slave configuration and two devices on each channel.

For compatibility, the underlying SATA functionality is transparent to the operating system. The SATA controller supports IDE and AHCI configuration and can operate in both legacy and native modes. In legacy mode, standard ATA I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI Conventional bus resource steering is used. Native mode is the preferred mode for configurations using the Windows\* XP and Windows Vista\* operating systems.

The board ships with a  $1 \times 4$  power connector and a power cable for powering internal SATA storage devices. SATA power delivery is rated as follows for any combination of hard drives and/or optical drives:

5 V rail: up to 3 A12 V rail: up to 1.5 A

| For information about               | Refer to             |
|-------------------------------------|----------------------|
| Obtaining AHCI driver               | Section 1.2, page 14 |
| The location of the SATA connectors | Figure 2-4, page 39  |

# 1.6 Real-Time Clock Subsystem

A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to  $\pm$  13 minutes/year at 25 °C with 3.3 VSB applied.



### **NOTE**

If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on.

When the voltage drops below a certain level, the BIOS Setup program settings stored in CMOS RAM (for example, the date and time) might not be accurate. Replace the battery with an equivalent one. Figure 1-1 on page 11 shows the location of the battery.

# 1.7 Legacy I/O Controller

The Legacy I/O Controller provides the following features:

- Two serial ports
- One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support
- Serial IRQ interface compatible with serialized IRQ support for PCI Conventional bus systems
- PS/2-style keyboard interface
- Intelligent power management, including a programmable wake-up event interface
- PCI Conventional bus power management support

The BIOS Setup program provides configuration options for the Legacy I/O controller.

### 1.7.1 Serial Ports

The serial ports, COM 1 and COM 2, are implemented as two 10-pin headers on the board. The serial ports support data transfers at speeds up to 115.2 kbits/sec with BIOS support.

| For information about                   | Refer to            |
|---|---------------------|
| The location of the serial port headers | Figure 2-4, page 39 |

### 1.7.2 Parallel Port

The parallel port is implemented as a 26-pin header on the board. Use the BIOS Setup program to set the parallel port mode.

| For information about                    | Refer to            |
|--|---------------------|
| The location of the parallel port header | Figure 2-4, page 39 |

# 1.7.3 PS/2 Keyboard Interface

A PS/2 keyboard port is implemented as a 6-pin header on the board.

| For information about               | Refer to            |
|-------------------------------------|---------------------|
| The location of the keyboard header | Figure 2-4, page 39 |

# 1.8 Audio Subsystem

The audio subsystem consists of the following devices:

- Intel 82801GBM ICH7-M
- Realtek ALC662 audio codec

The audio subsystem supports the following audio interfaces:

- S/PDIF header
- Front panel audio header with support for Intel High Definition Audio and AC '97 audio
- Back panel audio line-out connector
- Internal mono speaker header



### **NOTE**

Systems built with an AC '97 front panel will not be able to obtain the Microsoft Windows Vista logo.

Table 4 lists the supported functions of the front panel and back panel audio jacks.

**Table 4. Audio Jack Retasking Support** 

| Audio Jack          | Supports<br>Line In? | Supports<br>Line/<br>Front Out? | Supports<br>Rear Out? | Supports<br>Center/LFE? | Supports<br>Mic? | Supports<br>Headphone? |
|---------------------|----------------------|---------------------------------|-----------------------|-------------------------|------------------|------------------------|
| Front panel – Green | No                   | Yes                             | No                    | No                      | No               | Yes                    |
| Front panel – Pink  | No                   | No                              | No                    | No                      | Yes              | No                     |
| Back panel – Green  | No                   | Yes                             | No                    | No                      | No               | Yes                    |

# 1.8.1 Audio Subsystem Drivers

Audio drivers are available from Intel's World Wide Web site.

| For information about   | Refer to             |
|-------------------------|----------------------|
| Obtaining audio drivers | Section 1.2, page 14 |

### 1.8.2 Audio Connectors and Headers

The board contains an audio connector on the back panel and audio headers on the component side of the board.

- Back panel audio connector:
  - Line out
- S/PDIF header:
  - 3-pin header
- Front panel audio header (supports both AC '97 and HD Audio):
  - 10-pin header (for headphones/mic)
- Internal mono speaker header:
  - 2-pin header
  - Supports a 1.5 W/8  $\Omega$  speaker

The front/back panel audio connectors are configurable through the audio device drivers.

The audio stream for the line-out port is routed according to these dependencies:

- By default the audio stream is down-mixed to mono and amplified for an internal mono speaker.
- A connection is detected at the rear line-out port, the audio stream goes to the rear line-out port and the internal mono speaker is disabled.



### **NOTE**

BIOS status and error beep codes can be heard through an internal speaker if the internal speaker is connected to the internal mono speaker header.

| For information about   | Refer to             |
|---|----------------------|
| The location and signal names of the audio headers and connectors | Section 2.2, page 36 |

# 1.9 LAN Subsystem

The LAN subsystem consists of the following:

- Intel 82801GBM ICH7-M
- Realtek 8111D Gigabit Ethernet Controller for 10/100/1000 Mbits/sec Ethernet LAN connectivity
- RJ-45 LAN connector with integrated status LEDs

Additional features of the LAN subsystem include:

- CSMA/CD protocol engine
- LAN connect interface that supports the ethernet controller
- PCI Conventional bus power management
  - Supports ACPI technology
  - Supports LAN wake capabilities

# 1.9.1 LAN Subsystem Drivers

LAN drivers are available from Intel's World Wide Web site.

| For information about | Refer to             |
|-----------------------|----------------------|
| Obtaining LAN drivers | Section 1.2, page 14 |

# 1.9.2 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector (shown in Figure 1-3).




Figure 1-3. LAN Connector LED Locations

Table 5 describes the LED states when the board is powered up and the 10/100/1000 Mbits/sec LAN subsystem is operating.

**Table 5. LAN Connector LED States** 

| LED       | Color  | State    | Condition                   |  |
|-----------|--------|----------|-----------------------------|--|
| Link (A)  | N/A    | Off      | LAN link is not established |  |
|           | Green  | On       | LAN link is established     |  |
|           |        | Blinking | LAN activity occurring      |  |
| Speed (B) | N/A    | Off      | 10 Mb/s data rate           |  |
|           | Green  | On       | 100 Mb/s data rate          |  |
|           | Yellow | On       | 1000 Mb/s data rate         |  |

# 1.10 Hardware Management Subsystem

The hardware management features enable the board to be compatible with the Wired for Management (WfM) specification. The board has several hardware management features, including the following:

- Thermal and voltage monitoring
- · Chassis intrusion detection

# 1.10.1 Hardware Monitoring

The hardware monitoring and fan control subsystem is based on the Winbond W83627DHG device, which supports the following:

- Processor and system ambient temperature monitoring
- Chassis fan speed monitoring
- Power monitoring of +12 V, +5 V, +5 Vstdby, +3.3 V, and +VCCP
- SMBus interface

# 1.10.2 Thermal Monitoring

Figure 1-4 shows the locations of the thermal sensors and fan headers.




Figure 1-4. Thermal Sensors and Fan Headers

# 1.11 Power Management

Power management is implemented at several levels, including:

- Software support through Advanced Configuration and Power Interface (ACPI)
- Hardware support:
  - Power connector
  - Fan headers
  - LAN wake capabilities
  - Instantly Available PC technology
  - Wake from USB
  - Wake from PS/2 devices
  - Power Management Event signal (PME#) wake-up support
  - WAKE# signal wake-up support

### 1.11.1 ACPI

ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with the board requires an operating system that provides full ACPI support. ACPI features include:

- Plug and Play (including bus and device enumeration)
- Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives
- Methods for achieving less than 15-watt system operation in the power-on/standby sleeping state
- A Soft-off feature that enables the operating system to power-off the computer
- Support for multiple wake-up events (see Table 8 on page 28)
- Support for a front panel power and sleep mode switch

Table 6 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.

**Table 6. Effects of Pressing the Power Switch** 

| If the system is in this state      | and the power switch is pressed for | the system enters this state                   |
|-------------------------------------|-------------------------------------|--|
| Off<br>(ACPI G2/G5 – Soft off)      | Less than four seconds              | Power-on<br>(ACPI G0 – working state)          |
| On<br>(ACPI G0 – working state)     | Less than four seconds              | Power-off<br>(ACPI G2/G5 – Soft off)           |
| On<br>(ACPI G0 – working state)     | More than four seconds              | Fail safe power-off<br>(ACPI G2/G5 – Soft off) |
| Sleep<br>(ACPI G1 – sleeping state) | Less than four seconds              | Wake-up<br>(ACPI G0 – working state)           |
| Sleep<br>(ACPI G1 – sleeping state) | More than four seconds              | Power-off<br>(ACPI G2/G5 – Soft off)           |

### 1.11.1.1 System States and Power States

Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state.

Table 7 lists the power states supported by the board along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.

**Table 7. Power States and Targeted System Power** 

| Global<br>States   | Sleeping States   | Processor<br>States | Device States  | Targeted System Power (Note 1)                           |
|--|---|---------------------|--|--|
| G0 – working<br>state  | S0 – working  | C0 – working        | D0 – working<br>state.   | Full power > 30 W  |
| G1 – sleeping<br>state   | S1 – Processor<br>stopped   | C1 – stop<br>grant  | D1, D2, D3 –<br>device<br>specification<br>specific.                                 | 5 W < power < 52.5 W                                     |
| G1 – sleeping<br>state   | S3 – Suspend to<br>RAM. Context<br>saved to RAM.                  | No power            | D3 – no power<br>except for<br>wake-up logic.  | Power < 5 W (Note 2)                                     |
| G1 – sleeping<br>state   | S4 – Suspend to<br>disk. Context<br>saved to disk.                | No power            | D3 – no power<br>except for<br>wake-up logic.  | Power < 5 W (Note 2)                                     |
| G2/S5  | S5 – Soft off.<br>Context not saved.<br>Cold boot is<br>required. | No power            | D3 – no power<br>except for<br>wake-up logic.  | Power < 5 W (Note 2)                                     |
| G3 – mechanical off. AC power is disconnected from the computer. | No power to the system.   | No power            | D3 – no power for wake-up logic, except when provided by battery or external source. | No power to the system. Service can be performed safely. |

### Notes:

- 1. Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system's power supply.
- 2. Dependent on the standby power consumption of wake-up devices used in the system.

### 1.11.1.2 Wake-up Devices and Events

Table 8 lists the devices or specific events that can wake the computer from specific states.

Table 8. Wake-up Devices and Events

| These devices/events can wake up the computer | from this state         |
|---|-------------------------|
| LAN   | S1, S3, S4, S5 (Note 1) |
| PME# signal                                   | S1, S3, S4, S5 (Note 1) |
| Wake# signal                                  | S1, S3, S4, S5 (Note 1) |
| Power switch                                  | S1, S3, S4, S5 (Note 1) |
| RTC alarm                                     | S1, S3, S4, S5 (Note 1) |
| Serial port                                   | S1, S3                  |
| USB   | S1, S3                  |
| PS/2 devices                                  | S1, S3, S4, S5 (Note 1) |

Note 1: S4 implies operating system support only. USB ports are turned off during S4/S5 states.



### **NOTE**

The use of these wake-up events from an ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.

# 1.11.2 Hardware Support

The board provides several power management hardware features, including:

- Fan header
- LAN wake capabilities
- Instantly Available PC technology
- Wake from USB
- PME# signal wake-up support
- Wake from PS/2 devices
- WAKE# signal wake-up support
- +5V Standby Power Indicator LED

LAN wake capabilities and Instantly Available PC technology require power from the +5 V standby line.



### **NOTE**

The use of Wake from USB technologies from an ACPI state requires an operating system that provides full ACPI support.

### 1.11.2.1 Fan Header

The function/operation of the fan header is as follows:

- The fan is on when the board is in the S0 state.
- The fan is off when the board is off or in the S3, S4, or S5 state.
- The chassis fan header supports closed-loop fan control that can adjust the fan speed and is wired to a fan tachometer input.
- The fan header has a +12 VDC connection.

| For information about                               | Refer to            |
|---|---------------------|
| The locations of the fan header and thermal sensors | Figure 1-4, page 25 |
| The signal names of the chassis fan header          | Table 15, page 42   |

# 1.11.2.2 LAN Wake Capabilities

LAN wake capabilities enable remote wake-up of the computer through a network. The LAN subsystem network adapter monitors network traffic at the Media Independent Interface. The board supports LAN wake capabilities with ACPI in the following ways:

- By Ping
- By Magic Packet

Upon detecting the configured wake packet type, the LAN subsystem asserts a wakeup signal that powers up the computer.

### 1.11.2.3 Instantly Available PC Technology

Instantly Available PC technology enables the board to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the hard drive(s) and fan will power off, the front panel LED will blink). When signaled by a wake-up device or event, the system quickly returns to its last known state. Table 8 on page 28 lists the devices and events that can wake the computer from the S3 state.

The board supports the *PCI Bus Power Management Interface Specification*. Add-in boards that also support this specification can participate in power management and can be used to wake the computer.

The use of Instantly Available PC technology requires operating system support and PCI 2.3 compliant add-in cards and drivers.

### 1.11.2.4 Wake from USB

USB bus activity wakes the computer from an ACPI S1 or S3 state.



### NOTE

Wake from USB requires the use of a USB peripheral that supports Wake from USB and support in the operating system.

### 1.11.2.5 PME# Signal Wake-up Support

When the PME# signal on the PCI bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state (with Wake on PME enabled in the BIOS).

### 1.11.2.6 Wake from PS/2 Devices

PS/2 device activity wakes the computer from an ACPI S1, S3, S4, or S5 state. However, when the computer is in an S4 or S5 state, the only PS/2 activity that will wake the computer is the power key available only on some keyboards.

# 1.11.2.7 WAKE# Signal Wake-up Support

When the WAKE# signal on the PCI Express bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state.

### 1.11.2.8 +5 V Standby Power Indicator LED

The +5 V standby power indicator LED shows that power is still present even when the computer appears to be off. Figure 1-5 shows the location of the standby power indicator LED.



# **!** CAUTION

If AC power has been switched off and the standby power indicator is still lit, disconnect the power cord before installing or removing any devices connected to the board. Failure to do so could damage the board and any attached devices.




Figure 1-5. Location of the Standby Power Indicator LED

# 1.11.3 ENERGY STAR\*, E-Standby, and EuP Compliance

The US Department of Energy and the US Environmental Protection Agency have continually revised the ENERGY STAR requirements. Intel has worked directly with these two governmental agencies in the definition of new requirements. This Intel Desktop Board meets the ENERGY STAR requirements listed in Table 9 when used in corresponding system configurations.

**Table 9. ENERGY STAR Requirements** 

| ENERGY STAR Specification | Computer Type                  | Req States                     | Capability<br>Adjustments                    | TEC Criteria  |  |
|---------------------------|--------------------------------|--------------------------------|--|---|--|
| v4.0                      | Desktop Computer               | Idle State (Cat A)             | With and without WOL (Sleep,                 | N/A   |  |
| v4.0                      | Integrated Computer            | Sleep Mode Standby Level       | Standby)                                     |   |  |
| v5.0                      | Desktop Computer               | Off Mode Sleep Mode Idle State | With and without additional internal storage | Cat A under "desktop conventional" and "desktop proxying" |  |
| v5.0                      | Integrated Desktop<br>Computer | Active State                   |  | operational mode<br>weightings                            |  |
| v5.0                      | Thin Client                    | Off Mode<br>Sleep Mode         | With and without<br>WOL (Sleep,<br>Standby)  | N/A   |  |
|                           |                                | Idle State (Cat B)             |  |   |  |

| For information about                                   | Refer to                           |
|---|------------------------------------|
| ENERGY STAR requirements and recommended configurations | http://www.intel.com/go/energystar |

Intel Desktop Board D945GSEJT also meets the following international program requirements:

- Korea E-Standby
- European Union EuP

# 2 Technical Reference

# 2.1 Memory Map

# 2.1.1 Addressable Memory

The board utilizes 2 GB of addressable system memory. Typically the address space that is allocated for PCI Conventional bus add-in cards, PCI Express configuration space, BIOS (SPI Flash), and chipset overhead resides above the top of DRAM (total system memory). On a system that has 2 GB of system memory installed, it is not possible to use all of the installed memory due to system address space being allocated for other system critical functions. These functions include the following:

- BIOS/ SPI Flash (4 MB)
- Local APIC (19 MB)
- Direct Media Interface (40 MB)
- Front side bus interrupts (17 MB)
- GMCH base address registers, internal graphics ranges
- Memory-mapped I/O that is dynamically allocated for PCI Conventional add-in cards

The amount of installed memory that can be used will vary based on add-in cards and BIOS settings. Figure 2-1 shows a schematic of the system memory map. All installed system memory can be used when there is no overlap of system addresses.




Figure 2-1. Detailed System Memory Address Map

Table 10 lists the system memory map.

**Table 10. System Memory Map** 

| Address Range<br>(decimal) | Address Range<br>(hex) | Size    | Description   |
|----------------------------|------------------------|---------|---|
| 1024 K - 2097152 K         | 100000 - FFFFFFF       | 2048 MB | Extended memory   |
| 960 K - 1024 K             | F0000 - FFFFF          | 64 KB   | Runtime BIOS  |
| 896 K - 960 K              | E0000 - EFFFF          | 64 KB   | Reserved  |
| 800 K - 896 K              | C8000 - DFFFF          | 96 KB   | Potential available high DOS memory (open to the PCI bus). Dependent on video adapter used. |
| 640 K - 800 K              | A0000 - C7FFF          | 160 KB  | Video memory and BIOS   |
| 639 K - 640 K              | 9FC00 - 9FFFF          | 1 KB    | Extended BIOS data (movable by memory manager software)                                     |
| 512 K - 639 K              | 80000 - 9FBFF          | 127 KB  | Extended conventional memory  |
| 0 K - 512 K                | 00000 - 7FFFF          | 512 KB  | Conventional memory   |

### 2.2 **Connectors and Headers**

# **A** CAUTION

Only the following connectors/headers have overcurrent protection: Back panel and front panel USB and PS/2.

The other internal connectors/headers are not overcurrent protected and should connect only to devices inside the computer's chassis, such as fans and internal peripherals. Do not use these connectors/headers to power devices external to the computer's chassis. A fault in the load presented by the external devices could cause damage to the computer, the power cable, and the external devices themselves.



### NOTE

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.


This section describes the board's connectors and headers. The connectors and headers can be divided into these groups:

- Back panel I/O connectors (see page 37)
- Component-side connectors and headers (see page 39)

### 2.2.1 Back Panel

#### 2.2.1.1 Back Panel Connectors

Figure 2-2 shows the location of the back panel connectors.



**Figure 2-2. Back Panel Connectors** 



#### **NOTE**

The back panel audio line out connector is designed to power headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.

### 2.2.1.2 I/O Shield

The I/O shield provided with the board allows access to all back panel connectors and is compatible with standard mini-ITX and microATX chassis. As an added benefit for system configurations with wireless PCI Express Mini Card solutions, the I/O shield also provides pre-cut holes for user installation of up to three external wireless antennas. Figure 2-3 shows an I/O shield reference diagram.




Figure 2-3. Back Panel Connectors

# 2.2.2 Component-side Connectors and Headers

Figure 2-4 shows the locations of the component-side connectors and headers.




Figure 2-4. Component-side Connectors and Headers

Table 11 lists the component-side connectors and headers identified in Figure 2-4.

Table 11. Component-side Connectors and Headers Shown in Figure 2-4

| Item/callout    |   |
|-----------------|---|
| from Figure 2-4 | Description   |
| А               | +12 V internal power connector (ATX12V)   |
| В               | Serial port header (COM 2)  |
| С               | Serial port header (COM 1)  |
| D               | PS/2 keyboard port header   |
| E               | Reserved  |
| F               | PATA connector (44-pin)   |
| G               | Reserved  |
| Н               | Chassis fan header  |
| I               | Chassis intrusion header  |
| J               | SATA connectors   |
| K               | SATA power connector  |
| L               | Parallel port header  |
| М               | Reserved  |
| N               | Reserved  |
| 0               | Front panel header  |
| Р               | Front panel wireless activity LED header  |
| Q               | PCI Express Mini Card connector   |
| R               | PCI Conventional bus add-in card connector  |
| S               | S/PDIF header   |
| Т               | Front panel USB header  |
| U               | Internal mono speaker header  |
| V               | Front panel audio header  |
| W               | Front panel USB header (with Intel Z-U130 USB Solid-State Drive, or compatible device, support) |

# 2.2.2.1 Signal Tables for the Connectors and Headers

Table 12. Serial Port Header (COM 1 and COM 2)

| Pin | Signal Name               | Pin | Signal Name               |
|-----|---------------------------|-----|---------------------------|
| 1   | DCD (Data Carrier Detect) | 2   | RXD# (Receive Data)       |
| 3   | TXD# (Transmit Data)      | 4   | DTR (Data Terminal Ready) |
| 5   | Ground                    | 6   | DSR (Data Set Ready)      |
| 7   | RTS (Request To Send)     | 8   | CTS (Clear To Send)       |
| 9   | RI (Ring Indicator)       | 10  | Key (no pin)              |

Table 13. PS/2 Keyboard Port Header

| Pin | Signal Name | Pin | Signal Name  |
|-----|-------------|-----|--------------|
| 1   | Data        | 2   | Key (no pin) |
| 3   | Ground      | 4   | +5 V         |
| 5   | Clock       | 6   | Key (no pin) |

**Table 14. PATA Connector (44-Pin)** 

| Pin | Signal Name          | Pin | Signal Name        |
|-----|----------------------|-----|--------------------|
| 1   | #Reset               | 2   | GND                |
| 3   | Data 7               | 4   | Data 8             |
| 5   | Data 6               | 6   | Data 9             |
| 7   | Data 5               | 8   | Data 10            |
| 9   | Data 4               | 10  | Data 11            |
| 11  | Data 3               | 12  | Data 12            |
| 13  | Data 2               | 14  | Data 13            |
| 15  | Data 1               | 16  | Data 14            |
| 17  | Data 0               | 18  | Data 15            |
| 19  | GND                  | 20  | Key (no pin)       |
| 21  | DMA Request          | 22  | GND                |
| 23  | #IOW                 | 24  | GND                |
| 25  | #IOR                 | 26  | GND                |
| 27  | IO Chrdy             | 28  | Cable Select       |
| 29  | DMA Acknowledge      | 30  | GND                |
| 31  | IRQ14                | 32  | #IOCS16            |
| 33  | Addr 1               | 34  | Passed Diagnostics |
| 35  | Addr 0               | 36  | Addr 2             |
| 37  | #CS0 (1F0-1F7)       | 38  | #CS1 (3f6-3f7)     |
| 39  | #Active (LED driver) | 40  | GND                |
| 41  | +5V_DC (logic)       | 42  | +5V_DC (motor)     |
| 43  | GND                  | 44  | Type (GND = ATA)   |

#### **Intel Desktop Board D945GSEJT Technical Product Specification**

**Table 15. Chassis Fan Header** 

| Pin | Signal Name |
|-----|-------------|
| 1   | Control     |
| 2   | +12 V       |
| 3   | Tach        |

**Table 16. Chassis Intrusion Header** 

| Pin | Signal Name |
|-----|-------------|
| 1   | Intruder#   |
| 2   | Ground      |

**Table 17. SATA Connectors** 

| Pin | Signal Name |
|-----|-------------|
| 1   | Ground      |
| 2   | TXP         |
| 3   | TXN         |
| 4   | Ground      |
| 5   | RXN         |
| 6   | RXP         |
| 7   | Ground      |

**Table 18. SATA Power Connector** 

| Pin | Signal Name |
|-----|-------------|
| 1   | +12 VDC     |
| 2   | Ground      |
| 3   | Ground      |
| 4   | +5 VDC      |

**Table 19. Parallel Port Header** 

| Pin | Standard Signal Name | ECP Signal Name      | EPP Signal Name |
|-----|----------------------|----------------------|-----------------|
| 1   | STROBE#              | STROBE#              | WRITE#          |
| 2   | AUTOFD#              | AUTOFD#, HOSACK      | DATASTB#        |
| 3   | PD0                  | PD0                  | PD0             |
| 4   | FAULT#               | FAULT#, PERIPHREQST# | FAULT#          |
| 5   | PD1                  | PD1                  | PD1             |
| 6   | INT#                 | INT#, REVERSERQST#   | RESET#          |
| 7   | PD2                  | PD2                  | PD2             |
| 8   | SLCTIN#              | SLCTIN#              | ADDRSTB#        |
| 9   | PD3                  | PD3                  | PD3             |
| 10  | GROUND               | GROUND               | GROUND          |
| 11  | PD4                  | PD4                  | PD4             |
| 12  | GROUND               | GROUND               | GROUND          |
| 13  | PD5                  | PD5                  | PD5             |
| 14  | GROUND               | GROUND               | GROUND          |
| 15  | PD6                  | PD6                  | PD6             |
| 16  | GROUND               | GROUND               | GROUND          |
| 17  | PD7                  | PD7                  | PD7             |
| 18  | GROUND               | GROUND               | GROUND          |
| 19  | ACK#                 | ACK#                 | INTR            |
| 20  | GROUND               | GROUND               | GROUND          |
| 21  | BUSY                 | BUSY#, PERIPHACK     | WAIT#           |
| 22  | GROUND               | GROUND               | GROUND          |
| 23  | PERROR               | PE, ACKREVERSE#      | PE              |
| 24  | GROUND               | GROUND               | GROUND          |
| 25  | SELECT               | SELECT               | SELECT          |
| 26  | KEY (no pin)         | KEY (no pin)         | KEY (no pin)    |

**Table 20. Front Panel Wireless Activity LED Header** 

| Pin | Signal Name |  |
|-----|-------------|--|
| 1   | LED (+)     |  |
| 2   | Ground      |  |

Table 21. S/PDIF Header

| Pin | Signal Name |
|-----|-------------|
| 1   | Ground      |
| 2   | S/PDIF out  |
| 3   | VCC (5 V)   |

**Table 22. Internal Mono Speaker Header** 

| Pin | Signal Name |
|-----|-------------|
| 1   | +           |
| 2   | _           |

Table 23. Front Panel Audio Header for Intel HD Audio

| Pin | Signal Name                 | Pin | Signal Name                |
|-----|-----------------------------|-----|----------------------------|
| 1   | [Port 1] Left channel       | 2   | Ground                     |
| 3   | [Port 1] Right channel      | 4   | PRESENCE# (Dongle present) |
| 5   | [Port 2] Right channel      | 6   | [Port 1] SENSE_RETURN      |
| 7   | SENSE_SEND (Jack detection) | 8   | Key (no pin)               |
| 9   | [Port 2] Left channel       | 10  | [Port 2] SENSE_RETURN      |

Table 24. Front Panel Audio Header for AC '97 Audio

| Pin | Signal Name | Pin | Signal Name  |
|-----|-------------|-----|--------------|
| 1   | MIC         | 2   | AUD_GND      |
| 3   | MIC_BIAS    | 4   | AUD_GND      |
| 5   | FP_OUT_R    | 6   | FP_RETURN_R  |
| 7   | AUD_5V      | 8   | KEY (no pin) |
| 9   | FP_OUT_L    | 10  | FP_RETURN_L  |

**Table 28. Front Panel USB Header** 

| Pin | Signal Name  | Pin | Signal Name |
|-----|--------------|-----|-------------|
| 1   | +5 VDC       | 2   | +5 VDC      |
| 3   | D-           | 4   | D-          |
| 5   | D+           | 6   | D+          |
| 7   | Ground       | 8   | Ground      |
| 9   | KEY (no pin) | 10  | No Connect  |

Table 29. Front Panel USB Header (with Intel Z-U130 USB Solid-State Drive, or Compatible Device, Support)

| Pin | Signal Name  | Pin | Signal Name |
|-----|--------------|-----|-------------|
| 1   | +5 VDC       | 2   | +5 VDC      |
| 3   | D-           | 4   | D-          |
| 5   | D+           | 6   | D+          |
| 7   | Ground       | 8   | Ground      |
| 9   | KEY (no pin) | 10  | LED#        |

#### 2.2.2.2 Add-in Card Connectors

The board has the following add-in card connectors:

- PCI Express Mini Card (rev 1.2 compliant) connector
- PCI Conventional (rev 2.3 compliant) bus connector

Note the following considerations for the PCI Conventional bus connector:

- The PCI Conventional bus connector is bus master capable.
- SMBus signals are routed to the PCI Conventional bus connector. This enables PCI Conventional bus add-in boards with SMBus support to access sensor data on the board. The specific SMBus signals are as follows:
  - The SMBus clock line is connected to pin A40.
  - The SMBus data line is connected to pin A41.

The PCI Conventional bus connector also supports single-slot and dual-slot riser cards for use of up to two bus master PCI expansion cards. In order to support two PCI bus master expansion cards, the riser card must support the following PCI signal routing:

- Pin A11: additional 33 MHz PCI clock
- Pin B10: additional PCI request signal (i.e., PREQ#2)
- Pin B14: additional PCI Grant signal (i.e., GNT#2)

#### 2.2.2.3 Power Supply Connectors

The board has the following power supply connectors:

- **External Power Supply** the board can be powered with a 12 V external power supply though a DC connector on the back panel. The rear 12 VDC jack accepts plugs with an inner diameter (ID) of 2.5 mm and an outer diameter (OD) of 5.5 mm, where the inner contact is 12 V and the shell is GND.
- **Internal Power Supply** the board can, alternatively, be powered by an internal ATX12V 2 x 2 power connector.

Table 25. ATX12V Power Connector

| Pin | Signal Name | Pin | Signal Name |
|-----|-------------|-----|-------------|
| 1   | Ground      | 2   | Ground      |
| 3   | +12 V       | 4   | +12 V       |

| For information about       | Refer to               |  |
|-----------------------------|------------------------|--|
| Power supply considerations | Section 2.5.1, page 52 |  |



Based on power consumption test results, the recommended power rating is 60 W (12 V/5 A). Configuration specific power requirements can be estimated by using the test results shown in Table 31 and Table 32. Total power consumption will depend on the system configuration selected by the integrator. See Section 2.7 for minimum and maximum load configurations.

#### 2.2.2.4 Front Panel Header

This section describes the functions of the front panel header. Table 26 lists the signal names of the front panel header. Figure 2-5 is a connection diagram for the front panel header.

**Table 26. Front Panel Header** 

| Pin                     | Signal    | In/<br>Out | Description                   | Pin           | Signal       | In/<br>Out | Description               |
|-------------------------|-----------|------------|-------------------------------|---------------|--------------|------------|---------------------------|
| Hard Drive Activity LED |           |            |                               | Pow           | er LED       |            |                           |
| 1                       | HD_PWR    | Out        | Hard disk LED pull-up to +5 V | 2             | HDR_BLNK_GRN | Out        | Front panel green<br>LED  |
| 3                       | HDA#      | Out        | Hard disk active<br>LED       | 4             | HDR_BLNK_YEL | Out        | Front panel yellow<br>LED |
|                         | Res       | set Swi    | tch                           | On/Off Switch |              |            |                           |
| 5                       | Ground    |            | Ground                        | 6             | FPBUT_IN     | In         | Power switch              |
| 7                       | FP_RESET# | In         | Reset switch                  | 8             | Ground       |            | Ground                    |
| Power                   |           |            |                               | Not Co        | onnecte      | ed         |                           |
| 9                       | +5 V      |            | Power                         | 10            | N/C          |            | Not connected             |




Figure 2-5. Connection Diagram for Front Panel Header

#### 2.2.2.4.1 Hard Drive Activity LED Header

Pins 1 and 3 can be connected to an LED to provide a visual indicator that data is being read from or written to a hard drive. Proper LED function requires one of the following:

- SATA storage device connected to an onboard SATA connector
- PATA storage device connected to the onboard PATA connector
- Intel Z-U130 USB Solid State Drive (or compatible device) connected to one of the front panel USB headers

#### 2.2.2.4.2 Reset Switch Header

Pins 5 and 7 can be connected to a momentary single pole, single throw (SPST) type switch that is normally open. When the switch is closed, the board resets and runs the POST.

#### 2.2.2.4.3 Power/Sleep LED Header

Pins 2 and 4 can be connected to a single- or dual-color LED. Table 27 shows the default states for a single-color LED.

Table 27. States for a One-Color Power LED

| LED State    | Description                 |
|--------------|-----------------------------|
| Off          | Power off/hybernate (S5/S4) |
| Blinking     | Sleeping (S3)               |
| Steady Green | Running/Away (S0/S1)        |



The LED states listed in Table 27 are default settings that can be modified through BIOS setup. Systems built with a dual-color front panel power LED can also use alternate color state options.

#### 2.2.2.4.4 Power Switch Header

Pins 6 and 8 can be connected to a front panel momentary-contact power switch. The switch must pull the SW\_ON# pin to ground for at least 50 ms to signal the power supply circuitry to switch on or off. (The time requirement is due to internal debounce circuitry on the board.) At least two seconds must pass before the power supply circuitry will recognize another on/off signal.

#### 2.2.2.5 Front Panel USB Headers

Figure 2-6 is a connection diagram for the front panel USB headers.

## **★** INTEGRATOR'S NOTES

- The +5 VDC power on the USB headers is fused.
- Use only a front panel USB connector that conforms to the USB 2.0 specification for high-speed USB devices.




Figure 2-6. Connection Diagram for Front Panel USB Header




Figure 2-7. Connection Diagram for Front Panel USB Header (with Intel Z-U130 USB Solid-State Drive, or Compatible Device, Support)

#### 2.3 **BIOS Configuration Jumper Block**

# **A** CAUTION

Do not move the jumper with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, the board could be damaged.

Figure 2-8 shows the location of the jumper block. The jumper determines the BIOS Setup program's mode. Table 28 lists the jumper settings for the three modes: normal, configure, and recovery.




Figure 2-8. Location of the BIOS Configuration Jumper Block

### **Intel Desktop Board D945GSEJT Technical Product Specification**

**Table 28. BIOS Configuration Jumper Settings** 

| Function/Mode | Jumpe | er Setting | Configuration   |
|---------------|-------|------------|---|
| Normal        | 1-2   | 23         | The BIOS uses current configuration information and passwords for booting.                                  |
| Configure     | 2-3   | 32         | After the POST runs, Setup runs automatically. The maintenance menu is displayed.                           |
| Recovery      | None  | 23         | The BIOS attempts to recover the BIOS configuration. See Section 3.7 for more information on BIOS recovery. |

## 2.4 Mechanical Considerations

#### 2.4.1 Form Factor

The board is designed to fit into a mini-ITX or microATX form-factor chassis. Figure 2-9 illustrates the mechanical form factor for the board. Dimensions are given in inches [millimeters]. The outer dimensions are 6.7 inches by 6.7 inches [170 millimeters by 170 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the microATX specification.




Figure 2-9. Board Dimensions



#### **NOTE**

The board is designed to have a total height of less than 20 mm from the underside of the board to the top of its tallest components, including all back panel I/O ports, internal connectors, installed system memory, and thermal solutions.

#### **Electrical Considerations** 2.5

#### **Power Supply Considerations** 2.5.1



# **A** CAUTION

The external 12 VDC jack is the primary power input connector of Intel Desktop Board D945GSEJT. However, the desktop board also provides an internal 2 x 2 power connector that can be used in systems that have an internal power supply.

There is no isolation circuitry between the external 12 VDC jack and the internal 2 x 2 power connector. It is the system integrator's responsibility to ensure no more than one power supply unit is or can be attached to the board at any time and to ensure the external 12 VDC jack is covered if the internal 2 x 2 power connector is to be used.

Simultaneous connection of both external and internal power supply units could result in potential damage to the desktop board, power supplies, or other hardware.

#### 2.5.2 **Fan Header Current Capability**

Table 29 lists the current capability of the fan header.

**Table 29. Fan Header Current Capability** 

| Fan Header  | Maximum Available Current |  |
|-------------|---------------------------|--|
| Chassis fan | 1.0 A                     |  |

#### 2.5.3 **Add-in Board Considerations**

The board is designed to provide 2 A (average) of +5 V current for the PCI Conventional slot. The total +5 V current draw for the PCI Conventional expansion slot (total load) must not exceed 2 A.

#### **Thermal Considerations** 2.6



# **!** CAUTION

Failure to ensure appropriate airflow may result in reduced performance of both the processor and/or voltage regulator or, in some instances, damage to the board.

All responsibility for determining the adequacy of any thermal or system design remains solely with the reader. Intel makes no warranties or representations that merely following the instructions presented in this document will result in a system with adequate thermal performance.



# **!** CAUTION

Ensure that the ambient temperature does not exceed the board's maximum operating temperature. Failure to do so could cause components to exceed their maximum case temperature and malfunction. For information about the maximum operating temperature, see the environmental specifications in Section 2.9.



# **!** CAUTION

The board is designed to be passively cooled on a properly ventilated chassis. Chassis venting locations are recommended over the processor, voltage regulator, GMCH, and system memory areas for maximum heat dissipation effectiveness.

Ensure that proper airflow is maintained around the processor, processor voltage regulator circuit (shown in Figure 2-10), the GMCH, and the SO-DIMM. Failure to do so may result in damage to these components.



# **!** CAUTION

A thermal rating of 85 °C is required for the system SO-DIMM for the memory device to tolerate passively-cooled or limited system airflow constraints.

0 B C 0 D OM21401 Item **Description** Memory SO-DIMM В Processor voltage regulator area С Intel Atom processor N270 Intel 82945GSE GMCH

Figure 2-10 shows the locations of the localized high temperature zones.

Figure 2-10. Localized High Temperature Zones

Table 30 provides maximum case temperatures for the board components that are sensitive to thermal changes. The operating temperature, current load, or operating frequency could affect case temperatures. Maximum case temperatures are important when considering proper airflow to cool the board.

**Table 30. Thermal Considerations for Components** 

| Component                        | Maximum Case Temperature |
|----------------------------------|--------------------------|
| Intel Atom processor N270        | 90 ℃                     |
| Processor voltage regulator area | 85 °C                    |
| Intel 82945GSE GMCH              | 105 °C                   |
| Memory SO-DIMM                   | 85 °C                    |

| For information about                          | Refer to             |
|--|----------------------|
| Processor datasheets and specification updates | Section 1.2, page 14 |

# 2.7 Power Consumption

Power measurements were performed to determine bare minimum and likely maximum power requirements from the board, as well as attached devices, in order to facilitate power supply rating estimates for specific system configurations.

## 2.7.1 Minimum Load Configuration

Minimum load refers to the power demand placed on the power supply when using a bare system configuration with minimal power requirement conditions. Minimum load configuration test results are shown in Table 31. The test configuration was defined as follows:

- 2 GB DDR2/533 MHz SO-DIMM
- 20-inch LCD display through the DVI-D port
- USB keyboard and mouse
- LAN linked at 1 Gbps
- DOS booted via network (PXE); system at idle
- All on board peripherals enabled (serial, parallel, audio, ...)

Table 31. Minimum Load Configuration Current and Power Results

| Current Draw at 12 V | Power Consumption |  |  |
|----------------------|-------------------|--|--|
| 1.02 A               | 12.28 W           |  |  |

# 2.7.2 Maximum Load Configuration

Maximum load refers to the incremental power demands placed on the power supply, augmenting the minimum load configuration into a fully-featured system that stresses power consumption from all subsystems. Maximum load configuration test results are shown in Table 32. The test configuration was defined as follows:

- 2 GB DDR2/533 MHz SO-DIMM
- 20-inch LCD display through DVI-D port
- SATA DVD-R/W
  - Load: DVD playback
- 3.5-inch SATA hard disk drive, running Microsoft Windows Vista Home Basic
  - Load: continuous read/write benchmark

- 2.5-inch PATA hard disk drive
  - Load: continuous read/write benchmark
- Intel Z-U130 USB Solid-State Drive (or compatible device) on the USB flash drive header
  - Load: continuous read/write benchmark
- Wireless card on PCI Express Mini Card slot, connected via 802.11n protocol
  - Load: continuous read/write benchmark on remote share
- Riser card on conventional PCI slot, populated with third-party modem and disk encryption add-in cards
- USB keyboard and mouse
- Back and front panel host-powered USB devices (other than keyboard and mouse) at or near 500 mA
  - Load: continuous read/write activity on external drive/peripheral
- LAN linked at 1 Gbps
  - Load: continuous read/write benchmark on remote share
- All on board peripherals enabled (serial, parallel, audio, ...)

Table 32. Maximum Load Configuration Current and Power Results

| Subsystem   | Current Draw at 12 V | Power Consumption |
|---|----------------------|-------------------|
| Minimum Load Configuration                                | 1.02 A               | 12.28 W           |
| SATA DVD-R/W  | 0.29 A               | 3.48 W            |
| 3.5-inch SATA hard disk drive                             | 0.525 A              | 6.24 W            |
| 2.5-inch PATA hard disk drive                             | 0.3 A                | 3.6 W             |
| Intel Z-U130 USB Solid State Drive (or compatible device) | 0.31 A               | 3.72 W            |
| Wireless PCI Express Mini Card                            | 0.15 A               | 1.8 W             |
| PCI cards on riser  | 0.19 A               | 2.28 W            |
| Host-powered USB devices (other than keyboard and mouse)  | 0.72 A               | 8.64 W            |
| Maximum Load Configuration                                | 3.505 A              | 42.04 W           |

# 2.8 Reliability

The Mean Time Between Failures (MTBF) prediction is calculated using component and subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate repair rates and spare parts requirements.

The MTBF data was calculated from predicted data at 50 °C. The Intel Desktop Board D945GSEJT MTBF is 170,972 hours.

# 2.9 Environmental

Table 33 lists the environmental specifications for the board.

Table 33. Intel Desktop Board D945GSEJT Environmental Specifications

| Parameter                                      | Specification  |   |                               |  |
|--|--|---|-------------------------------|--|
| Temperature                                    |  |   |                               |  |
| Non-Operating                                  | -20 °C to +70 °C   |   |                               |  |
| Operating                                      | 0 °C to +35 °C   |   |                               |  |
| Shock  |  |   |                               |  |
| Unpackaged                                     | 50 g trapezoidal waveform  |   |                               |  |
|  | Velocity change of 170 inch  | nes/second²                             |                               |  |
| Packaged                                       | Packaged Half sine 2 millisecond   |   |                               |  |
|  | Product weight (pounds)  | Free fall (inches)                      | Velocity change (inches/sec²) |  |
|  | <20  | 36                                      | 167                           |  |
|  | 21-40  | 30                                      | 152                           |  |
|  | 41-80  | 24                                      | 136                           |  |
|  | 81-100   | 18                                      | 118                           |  |
| Vibration                                      |  |   |                               |  |
| Unpackaged                                     | 5 Hz to 20 Hz: 0.01 g <sup>2</sup> Hz sloping up to 0.02 g <sup>2</sup> Hz         |   |                               |  |
| 20 Hz to 500 Hz: 0.02 g <sup>2</sup> Hz (flat) |  |   |                               |  |
| Packaged                                       | 10 Hz to 40 Hz: 0.015 g <sup>2</sup>   | o 40 Hz: 0.015 g <sup>2</sup> Hz (flat) |                               |  |
|  | 40 Hz to 500 Hz: 0.015 g <sup>2</sup> Hz sloping down to 0.00015 g <sup>2</sup> Hz |   |                               |  |

Intel Desktop Board D945GSEJT Technical Product Specification

# 3 Overview of BIOS Features

### 3.1 Introduction

The board uses an Intel BIOS that is stored in the Serial Peripheral Interface Flash Memory (SPI Flash) and can be updated using a disk-based program. The SPI Flash contains the BIOS Setup program, POST, the PCI auto-configuration utility, LAN EEPROM information, and Plug and Play support.

The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOSs are identified as JT94510H.86A.

The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.

| Maintenance | Main | Advanced | Security | Power | Boot | Exit |
|-------------|------|----------|----------|-------|------|------|
|-------------|------|----------|----------|-------|------|------|



#### NOTE

The maintenance menu is displayed only when the board is in configure mode. Section 2.3 on page 49 shows how to put the board in configure mode.

Table 34 lists the BIOS Setup program menu features.

**Table 34. BIOS Setup Program Menu Bar** 

| Maintenance   | Main          | Advanced    | Security     | Power        | Boot         | Exit       |
|---------------|---------------|-------------|--------------|--------------|--------------|------------|
| Clears        | Displays      | Configures  | Sets         | Configures   | Selects boot | Saves or   |
| passwords and | processor     | advanced    | passwords    | power        | options      | discards   |
| displays      | and memory    | features    | and security | management   |              | changes to |
| processor     | configuration | available   | features     | features and |              | Setup      |
| information   |               | through the |              | power states |              | program    |
|               |               | chipset     |              | options      |              | options    |

Table 35 lists the function keys available for menu screens.

**Table 35. BIOS Setup Program Function Keys** 

| BIOS Setup Program<br>Function Key | Description  |
|------------------------------------|--|
| <-> or <->>                        | Selects a different menu screen (Moves the cursor left or right) |
| <↑> or <↓>                         | Selects an item (Moves the cursor up or down)                    |
| <enter></enter>                    | Executes command or selects the submenu                          |
| <f9></f9>                          | Load the default configuration values for the current menu       |
| <f10></f10>                        | Save the current values and exits the BIOS Setup program         |
| <esc></esc>                        | Exits the menu   |

# 3.2 BIOS Flash Memory Organization

The Serial Peripheral Interface Flash Memory (SPI Flash) includes an 8 Mbit (1024 KB) flash memory device.

# 3.3 Resource Configuration

## 3.3.1 PCI\* Autoconfiguration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.

# 3.4 System Management BIOS (SMBIOS)

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network.

The main component of SMBIOS is the Management Information Format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as third-party management software to use SMBIOS. The BIOS stores and reports the following SMBIOS information:

- BIOS data, such as the BIOS revision level
- Fixed-system data, such as peripherals, serial numbers, and asset tags
- Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

Non-Plug and Play operating systems require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information. Additional board information can be found in the BIOS under the Additional Information header under the Main BIOS page.

# 3.5 Legacy USB Support

Legacy USB support enables USB devices to be used even when the operating system's USB drivers are not yet available. Legacy USB support is used to access the BIOS Setup program, and to install an operating system that supports USB. By default, Legacy USB support is set to Enabled.

Legacy USB support operates as follows:

- 1. When you apply power to the computer, legacy support is disabled.
- 2. POST begins.
- 3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and configure the BIOS Setup program and the maintenance menu.
- 4. POST completes.
- 5. The operating system loads. While the operating system is loading, USB keyboards and mice are recognized and may be used to configure the operating system. (Keyboards and mice are not recognized during this period if Legacy USB support was set to Disabled in the BIOS Setup program.)
- 6. After the operating system loads the USB drivers, all legacy and non-legacy USB devices are recognized by the operating system, and Legacy USB support from the BIOS is no longer used.
- 7. Additional USB legacy feature options can be access by using Intel Integrator Toolkit.

To install an operating system that supports USB, verify that Legacy USB support in the BIOS Setup program is set to Enabled and follow the operating system's installation instructions.

# 3.6 BIOS Updates

The BIOS can be updated using either of the following utilities, which are available on the Intel World Wide Web site:

- Intel® Express BIOS Update utility, which enables automated updating while in the Windows environment. Using this utility, the BIOS can be updated from a file on a hard disk, a USB drive (a flash drive or a USB hard drive), or a CD-ROM, or from the file location on the Web.
- Intel® Flash Memory Update Utility, which requires booting from DOS. Using this utility, the BIOS can be updated from a file on a hard disk, a USB drive (a flash drive or a USB hard drive), or a CD-ROM.

Both utilities verify that the updated BIOS matches the target system to prevent accidentally installing an incompatible BIOS.



#### **NOTE**

Review the instructions distributed with the upgrade utility before attempting a BIOS update.

| For information about | Refer to                        |
|-----------------------|---------------------------------|
| BIOS update utilities | http://downloadcenter.intel.com |

# 3.6.1 BIOS Recovery

It is unlikely that anything will interrupt a BIOS update; however, if an interruption occurs, the BIOS could be damaged. Table 36 lists the drives and media types that can and cannot be used for BIOS recovery. The BIOS recovery media does not need to be made bootable.

Table 36. Acceptable Drives/Media Types for BIOS Recovery

| Media Type   | Can be used for BIOS recovery? |
|--|--------------------------------|
| CD-ROM drive connected to the PATA interface         | Yes                            |
| CD-ROM drive connected to the SATA interface         | Yes                            |
| USB removable drive (a USB Flash Drive, for example) | Yes                            |
| USB diskette drive (with a 1.44 MB diskette)         | No                             |
| USB hard disk drive                                  | No                             |

| For information about    | Refer to   |
|--------------------------|--|
| BIOS update instructions | http://support.intel.com/support/motherboards/desktop/<br>sb/CS-022312.htm |

## 3.6.2 Custom Splash Screen

During POST, an Intel<sup>®</sup> splash screen is displayed by default. This splash screen can be augmented with a custom splash screen. The Intel<sup>®</sup> Integrator's Toolkit that is available from Intel can be used to create a custom splash screen.



#### **NOTE**

If you add a custom splash screen, it will share space with the Intel branded logo.

| For information about    | Refer to   |
|--------------------------|--|
| Intel Integrator Toolkit | http://developer.intel.com/design/motherbd/software/itk/ |

# 3.7 Boot Options

In the BIOS Setup program, the user can choose to boot from optical drives, hard drives, removable media or the network. The default setting is for the optical drive to be the first boot device, the hard drive second, and removable media third. If enabled, the last default boot device is the network.

#### 3.7.1 CD-ROM Boot

Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD in the CD-ROM drive, the system will attempt to boot from the next defined drive.

#### 3.7.2 Network Boot

The network can be selected as a boot device. This selection allows booting from the onboard LAN or a network add-in card with a remote boot ROM installed.

Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key during POST, the User Access Level in the BIOS Setup program's Security menu must be set to Full.

# 3.7.3 Booting Without Attached Devices

For use in embedded applications, the BIOS has been designed so that after passing the POST, the operating system loader is invoked even if the following devices are not present:

- Video adapter
- Keyboard
- Mouse

# 3.7.4 Changing the Default Boot Device During POST

Pressing the <F10> key during POST causes a boot device menu to be displayed. This menu displays the list of available boot devices (as set in the BIOS setup program's Boot Device Priority submenu). Table 37 lists the boot device menu options.

**Table 37. Boot Device Menu Options** 

| <b>Boot Device Menu Function Keys</b> | Description   |
|---------------------------------------|---|
| <↑> or <↓>                            | Selects a default boot device                                     |
| <enter></enter>                       | Exits the menu, saves changes, and boots from the selected device |
| <esc></esc>                           | Exits the menu without saving changes                             |

# 3.8 BIOS Security Features

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions:

- The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is the supervisor mode.
- The user password gives restricted access to view and change Setup options in the BIOS Setup program. This is the user mode.
- If only the supervisor password is set, pressing the <Enter> key at the password prompt of the BIOS Setup program allows the user restricted access to Setup.
- If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered.
- Setting the user password restricts who can boot the computer. The password prompt will be displayed before the computer is booted. If only the supervisor password is set, the computer boots without asking for a password. If both passwords are set, the user can enter either password to boot the computer.
- For enhanced security, use different passwords for the supervisor and user passwords.
- Valid password characters are A-Z, a-z, and 0-9. Passwords may be up to 16 characters in length.

Table 38 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.

**Table 38. Supervisor and User Password Functions** 

| Password<br>Set         | Supervisor<br>Mode            | User Mode                              | Setup Options                         | Password<br>to Enter<br>Setup | Password<br>During<br>Boot |
|-------------------------|-------------------------------|--|---------------------------------------|-------------------------------|----------------------------|
| Neither                 | Can change all options (Note) | Can change all options (Note)          | None                                  | None                          | None                       |
| Supervisor only         | Can change all options        | Can change a limited number of options | Supervisor Password                   | Supervisor                    | None                       |
| User only               | N/A                           | Can change all options                 | Enter Password<br>Clear User Password | User                          | User                       |
| Supervisor and user set | Can change all options        | Can change a limited number of options | Supervisor Password<br>Enter Password | Supervisor or user            | Supervisor or user         |

Note: If no password is set, any user can change all Setup options.

# 4 Board Status and Error Messages

# 4.1 Front-panel Power LED Blink and Internal Speaker Beep Codes

Basic error and status messages are provided through the front-panel power LED blink codes as well as through audible beep codes on systems with an internal speaker connected to the internal speaker header. Blink/beep codes represent their respective messages as shown in Table 39.

Table 39. Front-panel Power LED Blink and Internal Speaker Beep Codes

| Туре                    | Pattern  |
|-------------------------|--|
| CPU Initialization      | Beep and blink code: 0.1 second beep/blink within the first second after pressing the power button.  |
| Completion of POST      | Beep and blink code: 0.1 second beep/blink between POST completion and boot device continuing the boot process.  |
| BIOS update in progress | Beep code: none. Blink code: on-off (0.5 second each); pattern repeats until BIOS update is complete.  |
| Video error             | Beep and blink code: on-off (0.5 second each) two times, then 3.0 second pause (off); entire pattern repeats (beeps/blinks and pause) until system is powered off.   |
| Memory error            | Beep and blink code: on-off (0.1 second each) three times, then 1.5 second pause (off); entire pattern repeats (beeps/blinks and pause) until system is powered off. |
| Thermal warning         | Beep and blink code: on-off (0.5 second each) four times, then 3.0 second pause (off); entire pattern repeats (beeps/blinks and pause) 16 times, then ends.          |

# 4.2 BIOS Error Messages

Whenever a recoverable error occurs during POST, the BIOS displays an error message describing the problem. Table 40 lists the error messages and provides a brief description of each.

**Table 40. BIOS Error Messages** 

| Error Message            | Explanation  |
|--------------------------|--|
| CMOS Battery Low         | The battery may be losing power. Replace the battery soon.                                       |
| CMOS Checksum Bad        | The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values.  |
| Memory Size Decreased    | Memory size has decreased since the last boot. If no memory was removed, then memory may be bad. |
| No Boot Device Available | System did not find a device to boot.  |

### 4.3 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST codes requires a PCI bus add-in card, often called a POST card. The POST card can decode the port and display the contents on a medium such as a seven-segment display.



#### **NOTE**

The POST card must be installed in PCI bus connector 1.

The following tables provide information about the POST codes generated by the BIOS:

- Table 41 lists the Port 80h POST code ranges
- Table 42 lists the Port 80h POST codes themselves
- Table 43 lists the Port 80h POST sequence



#### **NOTE**

In the tables listed above, all POST codes and range values are listed in hexadecimal.

**Table 41. Port 80h POST Code Ranges** 

| Range   | Category/Subsystem  |
|---------|---|
| 00 - 0F | Debug codes: Can be used by any PEIM/driver for debug.                                |
| 10 - 1F | Host Processors: 1F is an unrecoverable CPU error.                                    |
| 20 – 2F | Memory/Chipset: 2F is no memory detected or no useful memory detected.                |
| 30 – 3F | Recovery: 3F indicated recovery failure.  |
| 40 – 4F | Reserved for future use.  |
| 50 - 5F | I/O Busses: PCI, USB, ISA, ATA, etc. 5F is an unrecoverable error. Start with PCI.    |
| 60 – 6F | Reserved for future use (for new busses).   |
| 70 – 7F | Output Devices: All output consoles. 7F is an unrecoverable error.                    |
| 80 – 8F | Reserved for future use (new output console codes).                                   |
| 90 – 9F | Input devices: Keyboard/Mouse. 9F is an unrecoverable error.                          |
| A0 – AF | Reserved for future use (new input console codes).                                    |
| B0 - BF | Boot Devices: Includes fixed media and removable media. BF is an unrecoverable error. |
| C0 - CF | Reserved for future use.  |
| D0 - DF | Boot device selection.  |
| E0 - FF | E0 – EE: Miscellaneous codes. See Table 42.   |
|         | EF: boot/S3 resume failure.   |
|         | F0 – FF: FF processor exception.  |

**Table 42. Port 80h POST Codes** 

| POST Code | Description of POST Operation   |  |
|-----------|---|--|
|           | Host Processor  |  |
| 10        | Power-on initialization of the host processor (Boot Strap Processor)    |  |
| 11        | Host processor cache initialization (including APs)                     |  |
| 12        | Starting Application processor initialization                           |  |
| 13        | SMM initialization  |  |
|           | Chipset   |  |
| 21        | Initializing a chipset component  |  |
|           | Memory  |  |
| 22        | Reading SPD from memory SO-DIMMs  |  |
| 23        | Detecting presence of memory SO-DIMMs                                   |  |
| 24        | Programming timing parameters in the memory controller and the SO-DIMMs |  |
| 25        | Configuring memory  |  |
| 26        | Optimizing memory settings  |  |
| 27        | Initializing memory, such as ECC init                                   |  |
| 28        | Testing memory  |  |
|           | PCI Bus   |  |
| 50        | Enumerating PCI busses  |  |
| 51        | Allocating resources to PCI bus   |  |
| 52        | Hot Plug PCI controller initialization                                  |  |
| 53 - 57   | Reserved for PCI Bus  |  |
|           | USB   |  |
| 58        | Resetting USB bus   |  |
| 59        | Reserved for USB  |  |
|           | ATA/ATAPI/SATA  |  |
| 5A        | Resetting PATA/SATA bus and all devices                                 |  |
| 5B        | Reserved for ATA  |  |
|           | SMBus   |  |
| 5C        | Resetting SMBus   |  |
| 5D        | Reserved for SMBus  |  |
|           | Local Console   |  |
| 70        | Resetting the VGA controller  |  |
| 71        | Disabling the VGA controller  |  |
| 72        | Enabling the VGA controller   |  |
|           | Remote Console  |  |
| 78        | Resetting the console controller  |  |
| 79        | Disabling the console controller  |  |
| 7A        | Enabling the console controller   |  |

continued

Table 42. Port 80h POST Codes (continued)

| Description of POST Operation   |
|---|
| Keyboard (PS/2 or USB)  |
| Resetting keyboard  |
| Disabling keyboard  |
| Detecting presence of keyboard  |
| Enabling the keyboard   |
| Clearing keyboard input buffer  |
| Instructing keyboard controller to run Self Test (PS/2 only)  |
| Mouse (USB)   |
| Resetting mouse   |
| Disabling mouse   |
| Detecting presence of mouse   |
| Enabling mouse  |
| Fixed Media   |
| Resetting fixed media   |
| Disabling fixed media   |
| Detecting presence of a fixed media (hard drive detection etc.)   |
| Enabling/configuring a fixed media  |
| Removable Media   |
| Resetting removable media   |
| Disabling removable media   |
| Detecting presence of a removable media (CD-ROM detection, etc.)  |
| Enabling/configuring a removable media  |
| BDS   |
| Trying boot selection y (y=0 to 15)   |
| PEI Core  |
| Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT) |
| Permanent memory found  |
| Reserved for PEI/PEIMs  |
| DXE Core  |
| Entered DXE phase   |
| Started dispatching drivers   |
| Started connecting drivers  |
|   |

continued

Table 42. Port 80h POST Codes (continued)

| POST Code | Description of POST Operation                                |
|-----------|--|
|           | DXE Drivers  |
| E7        | Waiting for user input                                       |
| E8        | Checking password  |
| E9        | Entering BIOS setup  |
| EB        | Calling Legacy Option ROMs                                   |
|           | Runtime Phase/EFI OS Boot                                    |
| F4        | Entering Sleep state   |
| F5        | Exiting Sleep state  |
| F8        | EFI boot service ExitBootServices ( ) has been called        |
| F9        | EFI runtime service SetVirtualAddressMap ( ) has been called |
| FA        | EFI runtime service ResetSystem ( ) has been called          |
|           | PEIMs/Recovery   |
| 30        | Crisis Recovery has initiated per user request               |
| 31        | Crisis Recovery has initiated by software (corrupt flash)    |
| 34        | Loading recovery capsule                                     |
| 35        | Handing off control to the recovery capsule                  |
| 3F        | Unable to recover  |

### **Intel Desktop Board D945GSEJT Technical Product Specification**

Table 43. Typical Port 80h POST Sequence

| POST Code | Description                                   |
|-----------|---|
| 21        | Initializing a chipset component              |
| 22        | Reading SPD from memory SO-DIMMs              |
| 23        | Detecting presence of memory SO-DIMMs         |
| 25        | Configuring memory                            |
| 28        | Testing memory                                |
| 34        | Loading recovery capsule                      |
| E4        | Entered DXE phase                             |
| 12        | Starting application processor initialization |
| 13        | SMM initialization                            |
| 50        | Enumerating PCI busses                        |
| 51        | Allocating resourced to PCI bus               |
| 92        | Detecting the presence of the keyboard        |
| 90        | Resetting keyboard                            |
| 94        | Clearing keyboard input buffer                |
| 95        | Keyboard Self Test                            |
| EB        | Calling Video BIOS                            |
| 58        | Resetting USB bus                             |
| 5A        | Resetting PATA/SATA bus and all devices       |
| 92        | Detecting the presence of the keyboard        |
| 90        | Resetting keyboard                            |
| 94        | Clearing keyboard input buffer                |
| 5A        | Resetting PATA/SATA bus and all devices       |
| 28        | Testing memory                                |
| 90        | Resetting keyboard                            |
| 94        | Clearing keyboard input buffer                |
| E7        | Waiting for user input                        |
| 01        | INT 19  |
| 00        | Ready to boot                                 |

# 5 Regulatory Compliance and Battery Disposal Information

### **5.1** Regulatory Compliance

This section contains the following regulatory compliance information for Intel Desktop Board D945GSEJT:

- Safety standards
- European Union Declaration of Conformity statement
- Product Ecology statements
- Electromagnetic Compatibility (EMC) standards
- Product certification markings

### **5.1.1** Safety Standards

Intel Desktop Board D945GSEJT complies with the safety standards stated in Table 44 when correctly installed in a compatible host system.

**Table 44. Safety Standards** 

| Standard                            | Title   |  |
|-------------------------------------|---|--|
| CSA/UL 60950-1, First Edition       | Information Technology Equipment – Safety - Part 1: General Requirements (USA and Canada) |  |
| EN 60950-1:2006, Second<br>Edition  | Information Technology Equipment – Safety - Part 1: General Requirements (European Union) |  |
| IEC 60950-1:2005, Second<br>Edition | Information Technology Equipment – Safety - Part 1: General Requirements (International)  |  |

## 5.1.2 European Union Declaration of Conformity Statement

We, Intel Corporation, declare under our sole responsibility that the product Intel<sup>®</sup> Desktop Board D945GSEJT is in conformity with all applicable essential requirements necessary for CE marking, following the provisions of the European Council Directive 2004/108/EC (EMC Directive) and 2006/95/EC (Low Voltage Directive).

The product is properly CE marked demonstrating this conformity and is for distribution within all member states of the EU with no restrictions.



This product follows the provisions of the European Directives 2004/108/EC and 2006/95/EC.

**Čeština** Tento výrobek odpovídá požadavkům evropských směrnic 2004/108/EC a 2006/95/EC.

**Dansk** Dette produkt er i overensstemmelse med det europæiske direktiv 2004/108/EC & 2006/95/EC.

**Dutch** Dit product is in navolging van de bepalingen van Europees Directief 2004/108/EC & 2006/95/EC.

**Eesti** Antud toode vastab Euroopa direktiivides 2004/108/EC ja 2006/95/EC kehtestatud nõuetele.

Suomi Tämä tuote noudattaa EU-direktiivin 2004/108/EC & 2006/95/EC määräyksiä.

**Français** Ce produit est conforme aux exigences de la Directive Européenne 2004/108/EC & 2006/95/EC.

**Deutsch** Dieses Produkt entspricht den Bestimmungen der Europäischen Richtlinie 2004/108/EC & 2006/95/EC.

**Ελληνικά** Το παρόν προϊόν ακολουθεί τις διατάξεις των Ευρωπαϊκών Οδηγιών 2004/108/ΕC και 2006/95/ΕC.

**Magyar** E termék megfelel a 2004/108/EC és 2006/95/EC Európai Irányelv előírásainak.

**Icelandic** Þessi vara stenst reglugerð Evrópska Efnahags Bandalagsins númer 2004/108/EC & 2006/95/EC.

**Italiano** Questo prodotto è conforme alla Direttiva Europea 2004/108/EC & 2006/95/EC.

**Latviešu** Šis produkts atbilst Eiropas Direktīvu 2004/108/EC un 2006/95/EC noteikumiem.

**Lietuvių** Šis produktas atitinka Europos direktyvų 2004/108/EC ir 2006/95/EC nuostatas.

**Malti** Dan il-prodott hu konformi mal-provvedimenti tad-Direttivi Ewropej 2004/108/EC u 2006/95/EC.

**Norsk** Dette produktet er i henhold til bestemmelsene i det europeiske direktivet 2004/108/EC & 2006/95/EC.

**Polski** Niniejszy produkt jest zgodny z postanowieniami Dyrektyw Unii Europejskiej 2004/108/EC i 73/23/EWG.

**Portuguese** Este produto cumpre com as normas da Diretiva Européia 2004/108/EC & 2006/95/EC.

**Español** Este producto cumple con las normas del Directivo Europeo 2004/108/EC & 2006/95/EC.

**Slovensky** Tento produkt je v súlade s ustanoveniami európskych direktív 2004/108/EC a 2006/95/EC.

**Slovenščina** Izdelek je skladen z določbami evropskih direktiv 2004/108/EC in 2006/95/EC.

**Svenska** Denna produkt har tillverkats i enlighet med EG-direktiv 2004/108/EC & 2006/95/EC.

*Türkçe* Bu ürün, Avrupa Birliği'nin 2004/108/EC ve 2006/95/EC yönergelerine uyar.

### **5.1.3** Product Ecology Statements

The following information is provided to address worldwide product ecology concerns and regulations.

### **5.1.3.1** Disposal Considerations

This product contains the following materials that may be regulated upon disposal: lead solder on the printed wiring board assembly.

### **5.1.3.2** Recycling Considerations

As part of its commitment to environmental responsibility, Intel has implemented the Intel Product Recycling Program to allow retail consumers of Intel's branded products to return used products to selected locations for proper recycling.

Please consult the <a href="http://www.intel.com/intel/other/ehs/product\_ecology">http://www.intel.com/intel/other/ehs/product\_ecology</a> for the details of this program, including the scope of covered products, available locations, shipping instructions, terms and conditions, etc.

#### 中文

作为其对环境责任之承诺的部分,英特尔已实施 Intel Product Recycling Program (英特尔产品回收计划),以允许英特尔品牌产品的零售消费者将使用过的产品退还至指定地点作恰当的重复使用处理。

请参考<u>http://www.intel.com/intel/other/ehs/product\_ecology</u> 了解此计划的详情,包括涉及产品之范围、回收地点、运送指导、条款和条件等。

#### Deutsch

Als Teil von Intels Engagement für den Umweltschutz hat das Unternehmen das Intel Produkt-Recyclingprogramm implementiert, das Einzelhandelskunden von Intel Markenprodukten ermöglicht, gebrauchte Produkte an ausgewählte Standorte für ordnungsgemäßes Recycling zurückzugeben.

Details zu diesem Programm, einschließlich der darin eingeschlossenen Produkte, verfügbaren Standorte, Versandanweisungen, Bedingungen usw., finden Sie auf der <a href="http://www.intel.com/intel/other/ehs/product\_ecology">http://www.intel.com/intel/other/ehs/product\_ecology</a>

#### Español

Como parte de su compromiso de responsabilidad medioambiental, Intel ha implantado el programa de reciclaje de productos Intel, que permite que los consumidores al detalle de los productos Intel devuelvan los productos usados en los lugares seleccionados para su correspondiente reciclado.

Consulte la <a href="http://www.intel.com/intel/other/ehs/product ecology">http://www.intel.com/intel/other/ehs/product ecology</a> para ver los detalles del programa, que incluye los productos que abarca, los lugares disponibles, instrucciones de envío, términos y condiciones, etc.

#### Français

Dans le cadre de son engagement pour la protection de l'environnement, Intel a mis en œuvre le programme Intel Product Recycling Program (Programme de recyclage des produits Intel) pour permettre aux consommateurs de produits Intel de recycler les produits usés en les retournant à des adresses spécifiées.

Visitez la page Web <a href="http://www.intel.com/intel/other/ehs/product\_ecology">http://www.intel.com/intel/other/ehs/product\_ecology</a> pour en savoir plus sur ce programme, à savoir les produits concernés, les adresses disponibles, les instructions d'expédition, les conditions générales, etc.

#### 日本語

インテルでは、環境保護活動の一環として、使い終えたインテル ブランド製品を指定の場所へ返送していただき、リサイクルを適切に行えるよう、インテル製品リサイクル プログラムを発足させました。

対象製品、返送先、返送方法、ご利用規約など、このプログラムの詳細情報は、<a href="http://www.intel.com/intel/other/ehs/product\_ecology">http://www.intel.com/intel/other/ehs/product\_ecology</a> (英語)をご覧ください。

#### Malay

Sebagai sebahagian daripada komitmennya terhadap tanggungjawab persekitaran, Intel telah melaksanakan Program Kitar Semula Produk untuk membenarkan pengguna-pengguna runcit produk jenama Intel memulangkan produk terguna ke lokasi-lokasi terpilih untuk dikitarkan semula dengan betul.

Sila rujuk <a href="http://www.intel.com/intel/other/ehs/product\_ecology">http://www.intel.com/intel/other/ehs/product\_ecology</a> untuk mendapatkan butir-butir program ini, termasuklah skop produk yang dirangkumi, lokasi-lokasi tersedia, arahan penghantaran, terma & syarat, dsb.

#### **Portuguese**

Como parte deste compromisso com o respeito ao ambiente, a Intel implementou o Programa de Reciclagem de Produtos para que os consumidores finais possam enviar produtos Intel usados para locais selecionados, onde esses produtos são reciclados de maneira adequada.

Consulte o site <a href="http://www.intel.com/intel/other/ehs/product\_ecology">http://www.intel.com/intel/other/ehs/product\_ecology</a> (em Inglês) para obter os detalhes sobre este programa, inclusive o escopo dos produtos cobertos, os locais disponíveis, as instruções de envio, os termos e condições, etc.

#### Russian

В качестве части своих обязательств к окружающей среде, в Intel создана программа утилизации продукции Intel (Product Recycling Program) для предоставления конечным пользователям марок продукции Intel возможности возврата используемой продукции в специализированные пункты для должной утилизации.

Пожалуйста, обратитесь на веб-сайт

http://www.intel.com/intel/other/ehs/product ecology за информацией об этой программе, принимаемых продуктах, местах приема, инструкциях об отправке, положениях и условиях и т.д.

#### Türkçe

Intel, çevre sorumluluğuna bağımlılığının bir parçası olarak, perakende tüketicilerin Intel markalı kullanılmış ürünlerini belirlenmiş merkezlere iade edip uygun şekilde geri dönüştürmesini amaçlayan Intel Ürünleri Geri Dönüşüm Programı'nı uygulamaya koymuştur.

Bu programın ürün kapsamı, ürün iade merkezleri, nakliye talimatları, kayıtlar ve şartlar v.s dahil bütün ayrıntılarını ögrenmek için lütfen <a href="http://www.intel.com/intel/other/ehs/product\_ecology">http://www.intel.com/intel/other/ehs/product\_ecology</a>

Web sayfasına gidin.

### **5.1.3.3** Lead Free Intel Desktop Board

This Intel Desktop Board is a European Union Restriction of Hazardous Substances (EU RoHS Directive 2002/95/EC) compliant product. EU RoHS restricts the use of six materials. One of the six restricted materials is lead.

This Intel Desktop Board is lead free although certain discrete components used on the board contain a small amount of lead which is necessary for component performance and/or reliability. This Intel Desktop Board is referred to as "Lead-free second level interconnect." The board substrate and the solder connections from the board to the components (second-level connections) are all lead free.

China bans the same substances and has the same limits as EU RoHS; however it requires different product marking and controlled substance information. The required mark shows the Environmental Friendly Usage Period (EFUP). The EFUP is defined as the number of years for which controlled listed substances will not leak or chemically deteriorate while in the product.

Table 45 shows the various forms of the "Lead-Free 2<sup>nd</sup> Level Interconnect" mark as it appears on the board and accompanying collateral.

Table 45. Lead-Free Board Markings

### **Description**

Lead-Free 2<sup>nd</sup> Level Interconnect: This symbol is used to identify electrical and electronic assemblies and components in which the lead (Pb) concentration level in the board substrate and the solder connections from the board to the components (second-level interconnect) is not greater than 0.1% by weight (1000 ppm).

#### Mark



2<sup>nd</sup> Level Interconnect

or



2<sup>nd</sup> IvI Intct

or



2LI

#### **EMC Regulations** 5.1.4

Intel Desktop Board D945GSEJT complies with the EMC regulations stated in Table 46 when correctly installed in a compatible host system.

**Table 46. EMC Regulations** 

| Regulation                         | Title   |  |
|------------------------------------|---|--|
| FCC 47 CFR Part 15,<br>Subpart B   | Title 47 of the Code of Federal Regulations, Part15, Subpart B, Radio Frequency Devices. (USA)                                |  |
| ICES-003 Issue 4                   | Interference-Causing Equipment Standard, Digital Apparatus. (Canada)  |  |
| EN55022:2006                       | Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (European Union) |  |
| EN55024:1998                       | Information Technology Equipment – Immunity Characteristics Limits and methods of measurement. (European Union)               |  |
| EN55022:2006                       | Australian Communications Authority, Standard for Electromagnetic Compatibility. (Australia and New Zealand)                  |  |
| CISPR 22:2005<br>+A1:2005 +A2:2006 | Limits and methods of measurement of Radio Disturbance Characteristics of Information Technology Equipment. (International)   |  |
| CISPR 24:1997<br>+A1:2001 +A2:2002 | Information Technology Equipment – Immunity Characteristics – Limits and Methods of Measurement. (International)              |  |
| VCCI V-3/2007.04,<br>V-4/2007.04   | Voluntary Control for Interference by Information Technology Equipment. (Japan)   |  |
| KN-22, KN-24                       | Korean Communications Commission – Framework Act on<br>Telecommunications and Radio Waves Act (South Korea)                   |  |
| CNS 13438:2006                     | Bureau of Standards, Metrology and Inspection (Taiwan)  |  |

Japanese Kanji statement translation: this is a Class B product based on the standard of the Voluntary Control Council for Interference from Information Technology Equipment (VCCI). If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスB情報技術装置です。この装置は、家庭環境で使用すること を目的としていますが、この装置がラジオやテレビジョン受信機に近接して 使用されると、受信障害を引き起こすことがあります。 取扱説明書に従って正しい取り扱いをして下さい。

Korean Class B statement translation: this is household equipment that is certified to comply with EMC requirements. You may use this equipment in residential environments and other non-residential environments.

이 기기는 가정용으로 전자파적합등록을 한 기기로서 주거지역에서는 물론 모든 지역에서 사용할 수 있습니다.

### **5.1.5** Product Certification Markings (Board Level)

Intel Desktop Board D945GSEJT has the product certification markings shown in Table 47:

**Table 47. Product Certification Markings** 

| Description  | Mark                       |
|--|----------------------------|
| UL joint US/Canada Recognized Component mark. Includes adjacent UL file number for Intel Desktop Boards: E210882.  | c ALI US                   |
| FCC Declaration of Conformity logo mark for Class B equipment. Includes Intel name and D945GSEJT model designation.  | Trade Name<br>Model Number |
| CE mark. Declaring compliance to European Union (EU) EMC directive and Low Voltage directive.  | CE                         |
| Australian Communications Authority (ACA) and New Zealand Radio Spectrum Management (NZ RSM) C-tick mark. Includes adjacent Intel supplier code number, N-232.   | C                          |
| Japan VCCI (Voluntary Control Council for Interference) mark.  | V€I                        |
| S. Korea KCC (Korean Communications Commission) mark. Includes adjacent KCC certification number: CPU-D945GSEJT (B)  | 6                          |
| Taiwan BSMI (Bureau of Standards, Metrology and Inspections) mark. Includes adjacent Intel company number, D33025.   | €                          |
| Printed wiring board manufacturer's recognition mark. Consists of a unique UL recognized manufacturer's logo, along with a flammability rating (solder side).  | V-0                        |
| China RoHS/Environmentally Friendly Use Period Logo: This is an example of the symbol used on Intel Desktop Boards and associated collateral. The color of the mark may vary depending upon the application. The Environmental Friendly Usage Period (EFUP) for Intel Desktop Boards has been determined to be 10 years. | 10)                        |

#### 5.2 **Battery Disposal Information**



### **A** CAUTION

Risk of explosion if the battery is replaced with an incorrect type. Batteries should be recycled where possible. Disposal of used batteries must be in accordance with local environmental regulations.



### PRECAUTION

Risque d'explosion si la pile usagée est remplacée par une pile de type incorrect. Les piles usagées doivent être recyclées dans la mesure du possible. La mise au rebut des piles usagées doit respecter les réglementations locales en vigueur en matière de protection de l'environnement.



### FORHOLDSREGEL

Eksplosionsfare, hvis batteriet erstattes med et batteri af en forkert type. Batterier bør om muligt genbruges. Bortskaffelse af brugte batterier bør foregå i overensstemmelse med gældende miljølovgivning.



### OBS!

Det kan oppstå eksplosjonsfare hvis batteriet skiftes ut med feil type. Brukte batterier bør kastes i henhold til gjeldende miljølovgivning.



### VIKTIGT!

Risk för explosion om batteriet ersätts med felaktig batterityp. Batterier ska kasseras enligt de lokala miljövårdsbestämmelserna.



### ✓ VARO

Räjähdysvaara, jos pariston tyyppi on väärä. Paristot on kierrätettävä, jos se on mahdollista. Käytetyt paristot on hävitettävä paikallisten ympäristömääräysten mukaisesti.



### VORSICHT

Bei falschem Einsetzen einer neuen Batterie besteht Explosionsgefahr. Die Batterie darf nur durch denselben oder einen entsprechenden, vom Hersteller empfohlenen Batterietyp ersetzt werden. Entsorgen Sie verbrauchte Batterien den Anweisungen des Herstellers entsprechend.



### AVVERTIMENTO

Esiste il pericolo di un esplosione se la pila non viene sostituita in modo corretto. Utilizzare solo pile uguali o di tipo equivalente a quelle consigliate dal produttore. Per disfarsi delle pile usate, seguire le istruzioni del produttore.



### PRECAUCIÓN

Existe peligro de explosión si la pila no se cambia de forma adecuada. Utilice solamente pilas iquales o del mismo tipo que las recomendadas por el fabricante del equipo. Para deshacerse de las pilas usadas, siga igualmente las instrucciones del fabricante.



### WAARSCHUWING

Er bestaat ontploffingsgevaar als de batterij wordt vervangen door een onjuist type batterij. Batterijen moeten zoveel mogelijk worden gerecycled. Houd u bij het weggooien van gebruikte batterijen aan de plaatselijke milieuwetgeving.



### 🔼 ATENCÃO

Haverá risco de explosão se a bateria for substituída por um tipo de bateria incorreto. As baterias devem ser recicladas nos locais apropriados. A eliminação de baterias usadas deve ser feita de acordo com as regulamentações ambientais da região.



### AŚCIAROŽZNAŚĆ

Існуе рызыка выбуху, калі заменены акумулятар неправільнага тыпу. Акумулятары павінны, па магчымасці, перепрацоўвацца. Пазбаўляцца ад старых акумулятараў патрэбна згодна з мясцовым заканадаўствам па экалогіі.



### UPOZORNÌNÍ

V případě výměny baterie za nesprávný druh může dojít k výbuchu. Je-li to možné, baterie by měly být recyklovány. Baterie je třeba zlikvidovat v souladu s místními předpisy o životním prostředí.



### Προσοχή

Υπάρχει κίνδυνος για έκρηξη σε περίπτωση που η μπαταρία αντικατασταθεί από μία λανθασμένου τύπου. Οι μπαταρίες θα πρέπει να ανακυκλώνονται όταν κάτι τέτοιο είναι δυνατό. Η απόρριψη των χρησιμοποιημένων μπαταριών πρέπει να γίνεται σύμφωνα με τους κατά τόπο περιβαλλοντικούς κανονισμούς.



### VIGYAZAT

Ha a telepet nem a megfelelő típusú telepre cseréli, az felrobbanhat. A telepeket lehetőség szerint újra kell hasznosítani. A használt telepeket a helyi környezetvédelmi előírásoknak megfelelően kell kiselejtezni.



### 🚹 注意

異なる種類の電池を使用すると、爆発の危険があります。リサイクル が可能な地域であれば、電池をリサイクルしてください。使用後の電 池を破棄する際には、地域の環境規制に従ってください。



#### **AWAS**

Risiko letupan wujud jika bateri digantikan dengan jenis yang tidak betul. Bateri sepatutnya dikitar semula jika boleh. Pelupusan bateri terpakai mestilah mematuhi peraturan alam sekitar tempatan.



### OSTRZEŻENIE

Istnieje niebezpieczeństwo wybuchu w przypadku zastosowania niewłaściwego typu baterii. Zużyte baterie należy w miarę możliwości utylizować zgodnie z odpowiednimi przepisami ochrony środowiska.



### PRECAUȚIE

Risc de explozie, dacă bateria este înlocuită cu un tip de baterie necorespunzător. Bateriile trebuie reciclate, dacă este posibil. Depozitarea bateriilor uzate trebuie să respecte reglementările locale privind protecția mediului.



### ВНИМАНИЕ

При использовании батареи несоответствующего типа существует риск ее взрыва. Батареи должны быть утилизированы по возможности. Утилизация батарей должна проводится по правилам, соответствующим местным требованиям.



### UPOZORNENIE

Ak batériu vymeníte za nesprávny typ, hrozí nebezpečenstvo jej výbuchu. Batérie by sa mali podľa možnosti vždy recyklovať. Likvidácia použitých batérií sa musí vykonávať v súlade s miestnymi predpismi na ochranu životného prostredia.



### 🖺 POZOR

Zamenjava baterije z baterijo drugačnega tipa lahko povzroči eksplozijo. Če je mogoče, baterije reciklirajte. Rabljene baterije zavrzite v skladu z lokalnimi okoljevarstvenimi predpisi.



### 🔼 คำเตือน

ระวังการระเบิดที่เกิดจากเปลี่ยนแบตเตอรี่ผิดประเภท หากเป็นไปได้ ควรนำแบตเตอรี่ไปรีไซเคิล การ ทิ้งแบตเตอรี่ใช้แล้วต้องเป็นไปตามกฎข้อบังคับด้านสิ่งแวดล้อมของท้องถิ่น.



### UYARI

Yanlış türde pil takıldığında patlama riski vardır. Piller mümkün olduğunda geri dönüştürülmelidir. Kullanılmış piller, yerel çevre yasalarına uygun olarak atılmalıdır.



### 🔼 ОСТОРОГА

Використовуйте батареї правильного типу, інакше існуватиме ризик вибуху. Якщо можливо, використані батареї слід утилізувати. Утилізація використаних батарей має бути виконана згідно місцевих норм, що регулюють охорону довкілля.

#### **Intel Desktop Board D945GSEJT Technical Product Specification**



### \Lambda UPOZORNĚNÍ

V případě výměny baterie za nesprávný druh může dojít k výbuchu. Je-li to možné, baterie by měly být recyklovány. Baterie je třeba zlikvidovat v souladu s místními předpisy o životním prostředí.



### ETTEVAATUST

Kui patarei asendatakse uue ebasobivat tüüpi patareiga, võib tekkida plahvatusoht. Tühjad patareid tuleb võimaluse korral viia vastavasse kogumispunkti. Tühjade patareide äraviskamisel tuleb järgida kohalikke keskkonnakaitse alaseid reegleid.



### FIGYELMEZTETÉS

Ha az elemet nem a megfelelő típusúra cseréli, felrobbanhat. Az elemeket lehetőség szerint újra kell hasznosítani. A használt elemeket a helyi környezetvédelmi előírásoknak megfelelően kell kiseleitezni.



### UZMANĪBU

Pastāv eksplozijas risks, ja baterijas tiek nomainītas ar nepareiza veida baterijām. Ja iespējams, baterijas vajadzētu nodot attiecīgos pieņemšanas punktos. Bateriju izmešanai atkritumos jānotiek saskaņā ar vietējiem vides aizsardzības noteikumiem.



### DĖMESIO

Naudojant netinkamo tipo baterijas įrenginys gali sprogti. Kai tik įmanoma, baterijas reikia naudoti pakartotinai. Panaudotas baterijas išmesti būtina pagal vietinius aplinkos apsaugos nuostatus.



### ATTENZJONI

Riskju ta' splużjoni jekk il-batterija tinbidel b'tip ta' batterija mhux korrett. Il-batteriji għandhom jiġu riċiklati fejn hu possibbli. Ir-rimi ta' batteriji użati għandu jsir skond ir-regolamenti ambjentali lokali.



### OSTRZEŻENIE

Ryzyko wybuchu w przypadku wymiany na baterie niewłaściwego typu. W miarę możliwości baterie należy poddać recyklingowi. Zużytych baterii należy pozbywać się zgodnie z lokalnie obowiązującymi przepisami w zakresie ochrony środowiska.